搜索资源列表
单片机坐标定时器实验
- http://www.edacn.net/cgi-bin/forums.cgi?forum=7&topic=9127下,则R3~R0的输出信号中会有一个为1,但我们还是是无法确定哪一个键被按下,必須要从R3 ~R0 的输出信号与C3~C0的扫描信号共同決定那个按键被按下. 编写VHDL的构思: 外部接口包括: a. INPUT脚 : CLK , R3~R0. b. OUTPUT脚 : C3~C0 , DATA3~DATA0(辨别出的按键值). -7topic http://ww
rgb2yuv1
- 这个主要是实现RGB和YUV两种色彩空间的转换,其中用到的主要思想是,verilog语言中的浮点乘法怎么运算,流水线的思想。-This is achieved mainly two kinds of RGB and YUV color space conversion, which uses the main idea is, verilog language how floating point multiplication operations, lines of thought.
VHDL_procedures.rar
- VHDL程序来让蜂鸣器发出音乐的声音 这种电路设计要分好几个模块 主要思路是用ROM记录乐谱 然后用分频器分频 还有就是用计数器读取乐谱 另外还可以扩展 使其显示音符 这是一个做好了的 就是ROM没填谱,VHDL procedures are in place to allow the voice of music The buzzer sounded a circuit design that several sub-modules to the ma
Sequence-detector-design
- 序列检测器设计的思路大多都是用FSM来实现的,此思路是通过移位寄存器来实现序列检测-Sequence detector design ideas are often used to achieve the FSM, the idea is to achieve through the shift register sequence detection
Pentium
- 这两个分别是8位乘法器的VHDL语言的实现,并经过个人用QUARTUS的验证,另外一个是奔腾处理器的设计思想-The two were 8 multiplier realization of VHDL language and personal use Quartus After verification, another is a Pentium processor design idea
23333333345453
- PLD内部锁相环,解决方案,方法介绍,设计思想.-PLD internal phase-locked loop, solutions, methods, the design idea.
FPGAphaselockedloopdesign
- 介绍了应用VHDL技术设计嵌入式全数字锁相环路的方法,详细叙述了其工作原理和设计思想,并用可编程逻辑器件FPGA实现。-Introduce the application of VHDL technical design embedded DPLL road approach, described in detail its working principle and design idea, and programmable logic device FPGA implementation.
ideacore1
- This is IDEA encryption Algorithm. Tested on Sparton 3 xilinx FPGA.
Electronic_Calendar_Based_On_FPGA
- 本项目主要是利用FPGA技术实现电子日立的功能,显示年月日星期,显示格式为:“年. 月. 日. 星期”,其中年月日星期均为可调电路。该项目共有七个模块:星期控制电路、日期控制电路、月份控制电路、年份控制电路、选择月份电路、扫描显示电路和调节电路。总体思路是:星期和日期控制电路共用一个脉冲信号;日期的进位反馈给调节电路,再通过调节电路中的开关控制选择月份和月份控制电路的脉冲信号,以起到随时调节月份的作用;同理,月份控制电路的进位反馈给调节电路以随时调节年份。-The project is main
200704252
- fpga design, give you a brief idea or concept of how the network functions-ethernet basic concept, from osi 7 layer to tcp ip, easy to learn network technology in a single step!
FPFA-DSP
- FPGA可以实现DSP算法,本材料提供了详细的实现方法,对原理与实现给出清晰的思路,是FPGA开发参考的好资料。-FPGA can implement DSP algorithms, this material provides a detailed implementation methods, theory and implementation gives a clear idea is a good reference information on FPGA development.
div
- 除法器的电路设计,基本的思想是减法:从最高位(除符号位)开始,减去除数,得到商. -Divider circuit design, the basic idea of subtraction: from the highest bit (except the sign bit), and subtract the divisor, the quotient.
comparator_4
- 基于VHDL的数值比较器,通过此比较器实现思想,可以扩展到更多位的-VHDL-based numerical comparator, the comparator through the implementation of this idea can be extended to more places
multiplier
- Moving panes can get confusing, and you may not always obtain the results you expect. Practice moving a pane around, watching the gray outline to see what happens when you drop it in various places. Your layout will be saved when you exit ModelSi
b
- 递归下降分析器的设计 首先将文法改写成EBNF形式,根据递归下降分析法基本思想编写程序。 -The design of recursive descent parser rewrite first EBNF grammar forms, according to the basic idea recursive descent analysis programming.
84f704a6df6c
- 介绍数字锁相环的基本结构,详细分析基于FPGA的数字锁相环的鉴相器、环路滤波器、压控振荡器各部分的实现方法,并给出整个数字锁相环的实现原理图。仿真结果表明,分析合理,设计正确。-MC145159 PLL frequency synthesizer design and realization of PLL frequency synthesizer the basic principles of integrated PLL chip M C 145159 work characteristic
vga
- SPARTAN3AN VGA test it s for starters to get the idea about how to use vga port on spartan3an kit. in this code , first 50mhz clock used to create a 25 mhz clock to use in vga snchronization . then a simple window is created on the screen -SPARTA
idea
- verilog的学习很重要的教程,有很大的好处。-verilog tutorial learning is important, a great advantage.
sourcefiles-for-chip-scope-(serial-type-IDEA)
- this code is for IDEA(international data encryption algorithm)
IDEA
- IDEA算法硬件实现,可以在ise系统上实现-IDEA algorithm implementation