搜索资源列表
EDA1
- 掌握Quartus II 的VHDL 文本设计的全过程; (2)熟练和掌握EDA设计流程;熟悉简单组合电路的设计,掌握系统仿真,学会分析硬件测试结果。 (3)学习PH-1V型实验装置上发光二极管和按键的使用方法。 -Quartus II VHDL text grasp of the whole process of design (2) skilled and master the EDA design flow familiar with the simple combinat
Notification-for-Admission-to-Ph.D.-a-ME-(PT-FT)-
- vhdl veri language for high density
buffer
- Hi iam Ramana a research scholar,doing my phd from sathyabama university. Title: Designa video codec h.264 processor using verilog hdl. i request you to send video codec H.264 on Verilog hdl. regards D Ramana, M.Tech(Ph.D) SATHYABAMA
