搜索资源列表
dlx
- mips pipeline 模以程序,mfc实现的,功能就不用说了把,大家都知道的-MIPS pipeline to die procedures mfc achieve, and functions not have had to put, we all know the
pipelined-mips-cpu
- 用verilog语言描述了MIPS的5级流水线。-Language described by verilog MIPS 5-stage pipeline.
PipeLine.tar Verilog实现MIPS五段流水线
- Verilog实现MIPS五段流水线,22条指令(基本算术、移位和load、store指令),模块化设计,含注释-Verilog realization of five-stage pipeline MIPS 22 instructions (basic arithmetic, shift, and load, store instructions), modular design, with annotations
mips
- 在maxplus上实现了一个5级流水线的mips cpu,含cache-In maxplus to achieve a 5-stage pipeline of the mips cpu, with cache
cpu
- 5 stage pipeline CPU, verilog HDL code-5 stage pipeline CPU
CPU
- 32位5级流水线CPU设计指令系统、指令格式、寻址方式、寄存器结构、数据表示方式、存储器系统、运算器、控制器和流水线结构等-32bit pipeline CPU
MIPS
- mips处理器指令仿真器,可查看流水线执行方式-mips instruction processor emulator, you can review the pipeline implementation
DES_IP
- 有效的改进3-DES算法的执行速度,采用了多级流水线技术,设计了一种高速的硬件结构,使得原来需要48个时钟周期才能完成的运算,现在只需要一个时钟周期就可以完成。另外通过增加输入/输出的控制信号。使得该IP可以方便的集成到SOC中,大大缩短了SOC的设计周期。-Effective 3-DES algorithm to improve the implementation of speed, multi-stage pipeline technology, designed a high-speed
MIPS
- 带分支预测的MIPS流水线的verilog原代码。 详细介绍了流水线的设计代码-Branch prediction with the MIPS pipeline verilog source code. Details of pipeline design code
pipeline
- 用Quartus II 设计的3级流水CPU,指令采用二次重叠执行方式-Quartus II design with three-stage pipeline CPU, instruction execution overlaps with the second time
MIPS
- MIPS-lite Simulator 流水线模拟器实现-MIPS-lite Simulator pipeline simulator to achieve
CPUsourcecode
- 本设计实现了一个具有标准的32位5级流水线架构的MIPS指令兼容CPU系统。具备常用的五十余条指令,解决了大部分数据相关,结构相关,乘除法的流水化处理等问题,并实现了可屏蔽的中断网络。-This design implements a standard 32-bit 5-stage pipeline architecture of MIPS instruction compatible CPU system. Instructions with more than 50 commonly use
PipelineCPU
- Quartus II 7.2环境中,采用硬件描述语言VHDL独立完成了基于MIPS指令集的32位RISC处理器的逻辑设计-quartusII mips pipeline 32bit cpu design
vhdl-pipeline-mips_latest.tar
- pipeline mips in vhdl
mips
- mips pipeline code.. copyright material for fr-mips pipeline code.. copyright material for free
mips
- pipeline mips processor
Pipelined-MIPS
- MIPS架构5级流水线设计,支持常用的整数指令。-5-stage pipeline MIPS architecture designed to support common integer instructions.
project
- s-stage MIPS pipeline with forwarding unit implemented in quartus ||
Scordbord-Mips-Pipeline
- this a scorbording mips hazards and multiple functional units with different latency -this is a scorbording mips hazards and multiple functional units with different latency
MIPS Pipeline
- A program to simluate the MIPS pipeline