搜索资源列表
documentsoffifo
- 介绍FIFO的文章,关于同步FIFO或者异步FIFO-FIFO introduced an article on synchronous or asynchronous FIFO FIFO
!061210[1].pdf
- 基于FPGA的异步FIFO的软硬件实现,通过VERILOG编程实现后下载到FPGA芯片
Asynchronous-FIFO-structureadesign
- 异步FIFO结构和FPGA设计,首先介绍异步FIFO的概念、应用及其结构,然后分析实现异步FIFO的难点问题及其解决办法;在传统设计的基础上提出一种新颖的电路结构并对其进行综合仿真和FPGA实现-The asynchronous FIFO structure and FPGA design, first introduced the asynchronous FIFO concept, application, and its structure, and then analyze the as
Async-FIFO-VHDL
- 异步FIFO VHDL代码实现,包括:async_fifo_show_ahead.vhd, async_fifo_show_ahead_rd_task_logic.vhd,async_fifo_show_ahead_wr_task_logic.vhd, sync_r2w.vhd,sync_ram_std_dc.vhd,sync_w2r.vhd-The asynchronous FIFO VHDL code implementation, including: async_fi
FPGA-FIFO
- FPGA-跨时钟域总线信号可靠传输异步FIFO技术安全可靠,格雷码计数,减少亚稳态-FPGA-clock domain crossing bus signals reliable transmission of asynchronous FIFO safe and reliable, Gray code count, reducing the metastable
FIFO
- 经典异步fifo代码The classic asynchronous FIFO code-The classic asynchronous FIFO code
FIFO--by-FPGA
- 异步 FIFO(First In First Out)是解决这个问题一种简便、快捷的解决方案-Asynchronous FIFO (First In First Out) to solve this problem a simple, fast solution
FIFO
- 用VHDL语言实现一种异步FIFO,并做时序仿真和功能仿真检验正确性。-Achieve an asynchronous FIFO using VHDL language, and do functional simulation and timing simulation test accuracy.
fifo
- 异步FIFO实现 verilog代码,利用格雷码消除亚稳态-Asynchronous FIFO realize verilog code, Gray code to eliminate the use of metastable
FIFO
- 关于异步FIFO的原码程序,采用格雷码改善了二进制码带来的不足- ON划词翻译ON实时翻译 On asynchronous FIFO the original code procedures, the use of gray code improves deficiency caused by binary code
fifo
- 同步fifo和异步fifo程序,含时钟同步。运用格雷码-Synchronous FIFO and asynchronous FIFO FIFO procedures, including clock synchronization. Application of gray code
FIFO
- 利用verilog写的异步FIFO的一种写法-Using a written verilog write asynchronous FIFO
fifo
- 深度256的异步fifo 使用verilog语言编写的,能够实现简单的读写,存储功能!-256 the depth of asynchronous FIFO
Asynchronous-FIFO-
- 异步FIFO是一种先进先出电路,可以有效解决异步时钟之间的数据传递。通过分析异步FIFO设计中的难点,以降低电路中亚稳态出现的概率为主要目的,大大提高工作频率和资源利用率。-Asynchronous FIFO is an advanced circuit that can effectively solve the data transfer between asynchronous clock. Through the analysis of the difficulties in async
fifo
- 异步FIFO的实现,很经典的三段式状态机的写法。-The realization of the asynchronous FIFO, very classic three-step writing state machine.
fifo
- 使用Verilog实现异步fifo的功能-Use Verilog implementation of asynchronous fifo functionality
fifo
- 异步FIFO的verilog实现,可以参考一下-Verilog asynchronous FIFO implementation, you can refer to
fifo
- FIFO是通过时钟来确定是同步还是异步的,同步FIFO的读写操作是通用一个时钟来控制的。另一方面。两个不同频率或者不同香味的时钟来控制异步FIFO的读写操作。 异步FIFO 跨越时钟域的同步问题-FIFO is determined by the clock is synchronous or asynchronous, synchronous FIFO read and write operations are a common clock control. on the other ha
FIFO_ASY
- 异步FIFO,利用格雷码作异步FIFO指针减少亚稳态产生,利用同步寄存器放置亚稳态的级联传播。(Asynchronous FIFO, using gray code for asynchronous FIFO pointer to reduce metastable, cascade propagation using synchronous register placed metastable.)
异步FIFO的简单设计
- 顶层连接读写模块,调用vivado IP核做缓存模块,实现读空、写满的设计