CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 源码下载 嵌入式/单片机编程

资源列表

« 1 2 ... .65 .66 .67 .68 .69 5570.71 .72 .73 .74 .75 ... 33646 »
  1. kengtentui

    0下载:
  2. matlab implements five gray correlation degree computing model, Decoupling, restore the original signal, Including compression ratio, image restoration computing uptime and peak signal to noise ratio.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-25
    • 文件大小:7kb
    • 提供者:hingnaihao
  1. ye850

    0下载:
  2. Simulation of the effect is very good, The IMC - PID is using the internal model control principle for PID parameters is calculated, Calculating a target and ocean echo power spectral density.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-21
    • 文件大小:7kb
    • 提供者:jpffra
  1. xh176

    0下载:
  2. Course designed to prepare the matlab program code, Calculation multifractal detrended fluctuation analysis matlab program, Arrival process is a Poisson process.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-23
    • 文件大小:7kb
    • 提供者:tiemengqun
  1. drvgh

    0下载:
  2. Weighted acceleration, Is a two hidden layer back propagation neural network, Implemented with SDRAM run nios, while saving camera data SRAM.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-20
    • 文件大小:7kb
    • 提供者:sanpingkiu
  1. VGA

    0下载:
  2. 在quartus平台上用vhdl语言编写VGA显示程序(On the quartus platform, the VGA display program is written in VHDL language)
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-14
    • 文件大小:440kb
    • 提供者:cmcmr
  1. Edge_Detection

    0下载:
  2. FPGA code for Image Edge Detection
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-28
    • 文件大小:177kb
    • 提供者:huythuong
  1. Image_Rotation

    0下载:
  2. Source code for Image Rotation in FPGA
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-28
    • 文件大小:98kb
    • 提供者:huythuong
  1. FFT算法

    0下载:
  2. VHDL语言实现FFT算法和滤波算法分享(VHDL language FFT algorithm and filter algorithm to share)
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-24
    • 文件大小:39kb
    • 提供者:diff_shidada
  1. 10419729vhdl对数

    0下载:
  2. 进行对数运算的IP核,可以计算以2,10,e为底的对数,最高可输入24bit宽度的数据。 由AHDL语言写成,可在MaxplusII和QuartusII中使用,源代码加密。(The IP kernel that performs logarithmic operations can compute data at the base of 2, 10, and E, with the highest input 24bit width. Written in AHDL language, can
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-20
    • 文件大小:114kb
    • 提供者:wove2006
  1. sdram_ov7670_vga_v2.0

    0下载:
  2. 基于FPGA的OV7670摄像头驱动源代码,支持VGA输出。分辨率640*480.(FPGA based OV7670 camera driver source code, support VGA output. Resolution 640*480.)
  3. 所属分类:VHDL/FPGA/Verilog

  1. pulse_exp

    0下载:
  2. 可配占空比、脉冲个数,受输入trigger的脉冲产生器(The pulse generator with input trigger can be matched with the null ratio and the number of pulses)
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-21
    • 文件大小:1kb
    • 提供者:阿士大夫
  1. i2c

    0下载:
  2. I2C逻辑实现,完整的I2C逻辑功能,可以实现I2C主设备功能(I2C logic implementation, complete I2C logic function, can realize the function of I2C main equipment)
  3. 所属分类:VHDL/FPGA/Verilog

« 1 2 ... .65 .66 .67 .68 .69 5570.71 .72 .73 .74 .75 ... 33646 »
搜珍网 www.dssz.com