文件名称:an485_design_example
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:290.97kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
用硬件描述语言编写的写的关于485 应用的例子-Using hardware descr iption languages to write about 485 such cases in the
(系统自动生成,下载前可以参看下载内容)
下载文件列表
an485_design_example/code/SPI_Master.v
an485_design_example/modelsim/SPI_Master.cr.mti
an485_design_example/modelsim/SPI_Master.mpf
an485_design_example/modelsim/SPI_Master.v
an485_design_example/modelsim/SPI_Master_test.v
an485_design_example/modelsim/SPI_Master_test.v.bak
an485_design_example/modelsim/transcript
an485_design_example/modelsim/vsim.wlf
an485_design_example/modelsim/wave.bmp
an485_design_example/modelsim/wave.do
an485_design_example/modelsim/work/@s@p@i_@master/verilog.psm
an485_design_example/modelsim/work/@s@p@i_@master/_primary.dat
an485_design_example/modelsim/work/@s@p@i_@master/_primary.vhd
an485_design_example/modelsim/work/@s@p@i_master_test/verilog.psm
an485_design_example/modelsim/work/@s@p@i_master_test/_primary.dat
an485_design_example/modelsim/work/@s@p@i_master_test/_primary.vhd
an485_design_example/modelsim/work/_info
an485_design_example/quartus/db/prev_cmp_SPI_Master.asm.qmsg
an485_design_example/quartus/db/prev_cmp_SPI_Master.fit.qmsg
an485_design_example/quartus/db/prev_cmp_SPI_Master.map.qmsg
an485_design_example/quartus/db/prev_cmp_SPI_Master.tan.qmsg
an485_design_example/quartus/db/SPI_Master.(0).cnf.cdb
an485_design_example/quartus/db/SPI_Master.(0).cnf.hdb
an485_design_example/quartus/db/SPI_Master.asm.qmsg
an485_design_example/quartus/db/SPI_Master.asm_labs.ddb
an485_design_example/quartus/db/SPI_Master.cbx.xml
an485_design_example/quartus/db/SPI_Master.cmp.cdb
an485_design_example/quartus/db/SPI_Master.cmp.hdb
an485_design_example/quartus/db/SPI_Master.cmp.kpt
an485_design_example/quartus/db/SPI_Master.cmp.logdb
an485_design_example/quartus/db/SPI_Master.cmp.rdb
an485_design_example/quartus/db/SPI_Master.cmp.tdb
an485_design_example/quartus/db/SPI_Master.cmp0.ddb
an485_design_example/quartus/db/SPI_Master.db_info
an485_design_example/quartus/db/SPI_Master.eco.cdb
an485_design_example/quartus/db/SPI_Master.fit.qmsg
an485_design_example/quartus/db/SPI_Master.hier_info
an485_design_example/quartus/db/SPI_Master.hif
an485_design_example/quartus/db/SPI_Master.lpc.html
an485_design_example/quartus/db/SPI_Master.lpc.rdb
an485_design_example/quartus/db/SPI_Master.lpc.txt
an485_design_example/quartus/db/SPI_Master.map.cdb
an485_design_example/quartus/db/SPI_Master.map.hdb
an485_design_example/quartus/db/SPI_Master.map.logdb
an485_design_example/quartus/db/SPI_Master.map.qmsg
an485_design_example/quartus/db/SPI_Master.pre_map.cdb
an485_design_example/quartus/db/SPI_Master.pre_map.hdb
an485_design_example/quartus/db/SPI_Master.rtlv.hdb
an485_design_example/quartus/db/SPI_Master.rtlv_sg.cdb
an485_design_example/quartus/db/SPI_Master.rtlv_sg_swap.cdb
an485_design_example/quartus/db/SPI_Master.sgdiff.cdb
an485_design_example/quartus/db/SPI_Master.sgdiff.hdb
an485_design_example/quartus/db/SPI_Master.sld_design_entry.sci
an485_design_example/quartus/db/SPI_Master.sld_design_entry_dsc.sci
an485_design_example/quartus/db/SPI_Master.syn_hier_info
an485_design_example/quartus/db/SPI_Master.tan.qmsg
an485_design_example/quartus/db/SPI_Master.tis_db_list.ddb
an485_design_example/quartus/db/SPI_Master.tmw_info
an485_design_example/quartus/incremental_db/compiled_partitions/SPI_Master.root_partition.map.kpt
an485_design_example/quartus/incremental_db/README
an485_design_example/quartus/SPI_Master.asm.rpt
an485_design_example/quartus/SPI_Master.done
an485_design_example/quartus/SPI_Master.dpf
an485_design_example/quartus/SPI_Master.fit.rpt
an485_design_example/quartus/SPI_Master.fit.smsg
an485_design_example/quartus/SPI_Master.fit.summary
an485_design_example/quartus/SPI_Master.flow.rpt
an485_design_example/quartus/SPI_Master.map.rpt
an485_design_example/quartus/SPI_Master.map.smsg
an485_design_example/quartus/SPI_Master.map.summary
an485_design_example/quartus/SPI_Master.pin
an485_design_example/quartus/SPI_Master.pof
an485_design_example/quartus/SPI_Master.qpf
an485_design_example/quartus/SPI_Master.qsf
an485_design_example/quartus/SPI_Master.qws
an485_design_example/quartus/SPI_Master.tan.rpt
an485_design_example/quartus/SPI_Master.tan.summary
an485_design_example/quartus/SPI_Master.v
an485_design_example/quartus/SPI_Master_assignment_defaults.qdf
an485_design_example/testbench/SPI_Master_test.v
an485_design_example/modelsim/work/@s@p@i_@master
an485_design_example/modelsim/work/@s@p@i_master_test
an485_design_example/quartus/incremental_db/compiled_partitions
an485_design_example/modelsim/work
an485_design_example/quartus/db
an485_design_example/quartus/incremental_db
an485_design_example/code
an485_design_example/modelsim
an485_design_example/quartus
an485_design_example/testbench
an485_design_example
an485_design_example/modelsim/SPI_Master.cr.mti
an485_design_example/modelsim/SPI_Master.mpf
an485_design_example/modelsim/SPI_Master.v
an485_design_example/modelsim/SPI_Master_test.v
an485_design_example/modelsim/SPI_Master_test.v.bak
an485_design_example/modelsim/transcript
an485_design_example/modelsim/vsim.wlf
an485_design_example/modelsim/wave.bmp
an485_design_example/modelsim/wave.do
an485_design_example/modelsim/work/@s@p@i_@master/verilog.psm
an485_design_example/modelsim/work/@s@p@i_@master/_primary.dat
an485_design_example/modelsim/work/@s@p@i_@master/_primary.vhd
an485_design_example/modelsim/work/@s@p@i_master_test/verilog.psm
an485_design_example/modelsim/work/@s@p@i_master_test/_primary.dat
an485_design_example/modelsim/work/@s@p@i_master_test/_primary.vhd
an485_design_example/modelsim/work/_info
an485_design_example/quartus/db/prev_cmp_SPI_Master.asm.qmsg
an485_design_example/quartus/db/prev_cmp_SPI_Master.fit.qmsg
an485_design_example/quartus/db/prev_cmp_SPI_Master.map.qmsg
an485_design_example/quartus/db/prev_cmp_SPI_Master.tan.qmsg
an485_design_example/quartus/db/SPI_Master.(0).cnf.cdb
an485_design_example/quartus/db/SPI_Master.(0).cnf.hdb
an485_design_example/quartus/db/SPI_Master.asm.qmsg
an485_design_example/quartus/db/SPI_Master.asm_labs.ddb
an485_design_example/quartus/db/SPI_Master.cbx.xml
an485_design_example/quartus/db/SPI_Master.cmp.cdb
an485_design_example/quartus/db/SPI_Master.cmp.hdb
an485_design_example/quartus/db/SPI_Master.cmp.kpt
an485_design_example/quartus/db/SPI_Master.cmp.logdb
an485_design_example/quartus/db/SPI_Master.cmp.rdb
an485_design_example/quartus/db/SPI_Master.cmp.tdb
an485_design_example/quartus/db/SPI_Master.cmp0.ddb
an485_design_example/quartus/db/SPI_Master.db_info
an485_design_example/quartus/db/SPI_Master.eco.cdb
an485_design_example/quartus/db/SPI_Master.fit.qmsg
an485_design_example/quartus/db/SPI_Master.hier_info
an485_design_example/quartus/db/SPI_Master.hif
an485_design_example/quartus/db/SPI_Master.lpc.html
an485_design_example/quartus/db/SPI_Master.lpc.rdb
an485_design_example/quartus/db/SPI_Master.lpc.txt
an485_design_example/quartus/db/SPI_Master.map.cdb
an485_design_example/quartus/db/SPI_Master.map.hdb
an485_design_example/quartus/db/SPI_Master.map.logdb
an485_design_example/quartus/db/SPI_Master.map.qmsg
an485_design_example/quartus/db/SPI_Master.pre_map.cdb
an485_design_example/quartus/db/SPI_Master.pre_map.hdb
an485_design_example/quartus/db/SPI_Master.rtlv.hdb
an485_design_example/quartus/db/SPI_Master.rtlv_sg.cdb
an485_design_example/quartus/db/SPI_Master.rtlv_sg_swap.cdb
an485_design_example/quartus/db/SPI_Master.sgdiff.cdb
an485_design_example/quartus/db/SPI_Master.sgdiff.hdb
an485_design_example/quartus/db/SPI_Master.sld_design_entry.sci
an485_design_example/quartus/db/SPI_Master.sld_design_entry_dsc.sci
an485_design_example/quartus/db/SPI_Master.syn_hier_info
an485_design_example/quartus/db/SPI_Master.tan.qmsg
an485_design_example/quartus/db/SPI_Master.tis_db_list.ddb
an485_design_example/quartus/db/SPI_Master.tmw_info
an485_design_example/quartus/incremental_db/compiled_partitions/SPI_Master.root_partition.map.kpt
an485_design_example/quartus/incremental_db/README
an485_design_example/quartus/SPI_Master.asm.rpt
an485_design_example/quartus/SPI_Master.done
an485_design_example/quartus/SPI_Master.dpf
an485_design_example/quartus/SPI_Master.fit.rpt
an485_design_example/quartus/SPI_Master.fit.smsg
an485_design_example/quartus/SPI_Master.fit.summary
an485_design_example/quartus/SPI_Master.flow.rpt
an485_design_example/quartus/SPI_Master.map.rpt
an485_design_example/quartus/SPI_Master.map.smsg
an485_design_example/quartus/SPI_Master.map.summary
an485_design_example/quartus/SPI_Master.pin
an485_design_example/quartus/SPI_Master.pof
an485_design_example/quartus/SPI_Master.qpf
an485_design_example/quartus/SPI_Master.qsf
an485_design_example/quartus/SPI_Master.qws
an485_design_example/quartus/SPI_Master.tan.rpt
an485_design_example/quartus/SPI_Master.tan.summary
an485_design_example/quartus/SPI_Master.v
an485_design_example/quartus/SPI_Master_assignment_defaults.qdf
an485_design_example/testbench/SPI_Master_test.v
an485_design_example/modelsim/work/@s@p@i_@master
an485_design_example/modelsim/work/@s@p@i_master_test
an485_design_example/quartus/incremental_db/compiled_partitions
an485_design_example/modelsim/work
an485_design_example/quartus/db
an485_design_example/quartus/incremental_db
an485_design_example/code
an485_design_example/modelsim
an485_design_example/quartus
an485_design_example/testbench
an485_design_example
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
