文件名称:uart
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:753.03kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
vhdl编写,完成了uart的接口设计,包括信号检测,判决等-vhdl prepared to complete the uart interface design, including signal detection, decision, etc.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
uart/uart.qpf
uart/uart.qsf
uart/db/wed.wsf
uart/db/uart.db_info
uart/db/uart.asm.qmsg
uart/db/prev_cmp_uart.map.qmsg
uart/db/uart.cmp.ecobp
uart/db/uart.cmp0.ddb
uart/db/uart.eco.cdb
uart/db/uart.sld_design_entry.sci
uart/db/prev_cmp_uart.qmsg
uart/db/uart.sim.qmsg
uart/db/uart.cbx.xml
uart/db/uart.map.qmsg
uart/db/uart.tan.qmsg
uart/db/uart.rtlv.hdb
uart/db/uart.map_bb.hdbx
uart/db/uart.cmp2.ddb
uart/db/uart.fit.qmsg
uart/db/uart.(0).cnf.cdb
uart/db/uart.(0).cnf.hdb
uart/db/prev_cmp_uart.fit.qmsg
uart/db/prev_cmp_uart.asm.qmsg
uart/db/prev_cmp_uart.tan.qmsg
uart/db/uart.map_bb.logdb
uart/db/uart.cmp.rdb
uart/db/uart.(1).cnf.cdb
uart/db/uart.(4).cnf.cdb
uart/db/uart.(1).cnf.hdb
uart/db/uart.(2).cnf.cdb
uart/db/uart.(6).cnf.cdb
uart/db/uart.(4).cnf.hdb
uart/db/uart.(6).cnf.hdb
uart/db/uart.(5).cnf.cdb
uart/db/uart.(7).cnf.cdb
uart/db/uart.(2).cnf.hdb
uart/db/uart.(5).cnf.hdb
uart/db/uart.(10).cnf.cdb
uart/db/uart.(7).cnf.hdb
uart/db/uart.sim.cvwf
uart/db/uart.rtlv_sg_swap.cdb
uart/db/prev_cmp_uart.sim.qmsg
uart/db/uart.sgdiff.cdb
uart/db/uart.(8).cnf.cdb
uart/db/uart.(9).cnf.cdb
uart/db/uart.hif
uart/db/uart.(8).cnf.hdb
uart/db/uart.pre_map.hdb
uart/db/uart.hier_info
uart/db/uart.map.cdb
uart/db/uart.simfam
uart/db/uart.rpp.qmsg
uart/db/uart.eds_overflow
uart/db/uart.pre_map.cdb
uart/db/uart.cmp.logdb
uart/db/uart.psp
uart/db/uart.(10).cnf.hdb
uart/db/uart.sgdiff.hdb
uart/db/uart.(3).cnf.cdb
uart/db/uart.(3).cnf.hdb
uart/db/uart.syn_hier_info
uart/db/uart.(9).cnf.hdb
uart/db/uart.fnsim.qmsg
uart/db/uart.sld_design_entry_dsc.sci
uart/db/uart.map.ecobp
uart/db/uart.map.kpt
uart/db/uart.cmp_merge.kpt
uart/db/uart.rtlv_sg.cdb
uart/db/uart.sim.hdb
uart/db/uart.sim.rdb
uart/db/uart.map.hdb
uart/db/uart.sgate_sm.rvd
uart/db/uart.map.bpm
uart/db/uart.tmw_info
uart/db/uart.asm_labs.ddb
uart/db/uart.map_bb.cdb
uart/db/uart.sgate.rvd
uart/db/uart.map_bb.hdb
uart/db/uart.map.logdb
uart/db/uart.fnsim.hdb
uart/db/uart.eda.qmsg
uart/db/uart.cmp.tdb
uart/db/uart.cmp.cdb
uart/db/uart.cmp.kpt
uart/db/uart.cmp.hdb
uart/db/uart.cmp.bpm
uart/db/uart.tis_db_list.ddb
uart/uart.map.rpt
uart/uart.vwf
uart/uart.map.summary
uart/uart.flow.rpt
uart/uart.fit.rpt
uart/uart.asm.rpt
uart/uart.tan.rpt
uart/uart.sim.rpt
uart/baudrate.vhd.bak
uart/baudrate.vhd
uart/detect.vhd.bak
uart/incremental_db/compiled_partitions/uart.root_partition.cmp.dfp
uart/incremental_db/compiled_partitions/uart.root_partition.map.kpt
uart/incremental_db/compiled_partitions/uart.root_partition.map.atm
uart/incremental_db/compiled_partitions/uart.root_partition.map.hdbx
uart/incremental_db/compiled_partitions/uart.root_partition.cmp.rcf
uart/incremental_db/compiled_partitions/uart.root_partition.cmp.hdbx
uart/incremental_db/compiled_partitions/uart.root_partition.cmp.atm
uart/incremental_db/compiled_partitions/uart.root_partition.cmp.logdb
uart/incremental_db/compiled_partitions/uart.root_partition.cmp.kpt
uart/incremental_db/compiled_partitions/uart.root_partition.map.dpi
uart/incremental_db/README
uart/detect.vhd
uart/detect.vwf
uart/count.vhd.bak
uart/uart.pin
uart/uart.fit.smsg
uart/uart.fit.summary
uart/count.vhd
uart/uart.vhd.bak
uart/uart.vhd
uart/uart.sof
uart/uart.pof
uart/jiaoyan.vhd.bak
uart/jiaoyan.vhd
uart/uart.tan.summary
uart/control.vhd.bak
uart/control.vhd
uart/uart.done
uart/switch.vhd.bak
uart/switch.vhd
uart/shiftreg.vhd.bak
uart/shiftreg.vhd
uart/uart.dpf
uart/send_control.vhd
uart/send_control.vhd.bak
uart/send_shift.vhd.bak
uart/send_shift.vhd
uart/simulation/modelsim/uart_modelsim.xrf
uart/simulation/modelsim/uart.vho
uart/simulation/modelsim/uart_vhd.sdo
uart/simulation/modelsim/uart.sft
uart/simulation/modelsim/uart_run_msim_gate_vhdl.do
uart/simulation/modelsim/msim_transcript
uart/simulation/modelsim/vhdl_libs/cycloneii/_info
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_atom_pack/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_atom_pack/body.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_pllpack/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_pllpack/body.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_dffe/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_dffe/behave.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_mux21/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_mux21/altvital.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_mux41/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_mux41/altvital.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_and1/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_and1/altvital.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_ram_register/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_ram_register/reg_arch.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_ram_pulse_generator/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_ram_pulse_generator/pgen_arch.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_ram_block/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cyclon
uart/uart.qsf
uart/db/wed.wsf
uart/db/uart.db_info
uart/db/uart.asm.qmsg
uart/db/prev_cmp_uart.map.qmsg
uart/db/uart.cmp.ecobp
uart/db/uart.cmp0.ddb
uart/db/uart.eco.cdb
uart/db/uart.sld_design_entry.sci
uart/db/prev_cmp_uart.qmsg
uart/db/uart.sim.qmsg
uart/db/uart.cbx.xml
uart/db/uart.map.qmsg
uart/db/uart.tan.qmsg
uart/db/uart.rtlv.hdb
uart/db/uart.map_bb.hdbx
uart/db/uart.cmp2.ddb
uart/db/uart.fit.qmsg
uart/db/uart.(0).cnf.cdb
uart/db/uart.(0).cnf.hdb
uart/db/prev_cmp_uart.fit.qmsg
uart/db/prev_cmp_uart.asm.qmsg
uart/db/prev_cmp_uart.tan.qmsg
uart/db/uart.map_bb.logdb
uart/db/uart.cmp.rdb
uart/db/uart.(1).cnf.cdb
uart/db/uart.(4).cnf.cdb
uart/db/uart.(1).cnf.hdb
uart/db/uart.(2).cnf.cdb
uart/db/uart.(6).cnf.cdb
uart/db/uart.(4).cnf.hdb
uart/db/uart.(6).cnf.hdb
uart/db/uart.(5).cnf.cdb
uart/db/uart.(7).cnf.cdb
uart/db/uart.(2).cnf.hdb
uart/db/uart.(5).cnf.hdb
uart/db/uart.(10).cnf.cdb
uart/db/uart.(7).cnf.hdb
uart/db/uart.sim.cvwf
uart/db/uart.rtlv_sg_swap.cdb
uart/db/prev_cmp_uart.sim.qmsg
uart/db/uart.sgdiff.cdb
uart/db/uart.(8).cnf.cdb
uart/db/uart.(9).cnf.cdb
uart/db/uart.hif
uart/db/uart.(8).cnf.hdb
uart/db/uart.pre_map.hdb
uart/db/uart.hier_info
uart/db/uart.map.cdb
uart/db/uart.simfam
uart/db/uart.rpp.qmsg
uart/db/uart.eds_overflow
uart/db/uart.pre_map.cdb
uart/db/uart.cmp.logdb
uart/db/uart.psp
uart/db/uart.(10).cnf.hdb
uart/db/uart.sgdiff.hdb
uart/db/uart.(3).cnf.cdb
uart/db/uart.(3).cnf.hdb
uart/db/uart.syn_hier_info
uart/db/uart.(9).cnf.hdb
uart/db/uart.fnsim.qmsg
uart/db/uart.sld_design_entry_dsc.sci
uart/db/uart.map.ecobp
uart/db/uart.map.kpt
uart/db/uart.cmp_merge.kpt
uart/db/uart.rtlv_sg.cdb
uart/db/uart.sim.hdb
uart/db/uart.sim.rdb
uart/db/uart.map.hdb
uart/db/uart.sgate_sm.rvd
uart/db/uart.map.bpm
uart/db/uart.tmw_info
uart/db/uart.asm_labs.ddb
uart/db/uart.map_bb.cdb
uart/db/uart.sgate.rvd
uart/db/uart.map_bb.hdb
uart/db/uart.map.logdb
uart/db/uart.fnsim.hdb
uart/db/uart.eda.qmsg
uart/db/uart.cmp.tdb
uart/db/uart.cmp.cdb
uart/db/uart.cmp.kpt
uart/db/uart.cmp.hdb
uart/db/uart.cmp.bpm
uart/db/uart.tis_db_list.ddb
uart/uart.map.rpt
uart/uart.vwf
uart/uart.map.summary
uart/uart.flow.rpt
uart/uart.fit.rpt
uart/uart.asm.rpt
uart/uart.tan.rpt
uart/uart.sim.rpt
uart/baudrate.vhd.bak
uart/baudrate.vhd
uart/detect.vhd.bak
uart/incremental_db/compiled_partitions/uart.root_partition.cmp.dfp
uart/incremental_db/compiled_partitions/uart.root_partition.map.kpt
uart/incremental_db/compiled_partitions/uart.root_partition.map.atm
uart/incremental_db/compiled_partitions/uart.root_partition.map.hdbx
uart/incremental_db/compiled_partitions/uart.root_partition.cmp.rcf
uart/incremental_db/compiled_partitions/uart.root_partition.cmp.hdbx
uart/incremental_db/compiled_partitions/uart.root_partition.cmp.atm
uart/incremental_db/compiled_partitions/uart.root_partition.cmp.logdb
uart/incremental_db/compiled_partitions/uart.root_partition.cmp.kpt
uart/incremental_db/compiled_partitions/uart.root_partition.map.dpi
uart/incremental_db/README
uart/detect.vhd
uart/detect.vwf
uart/count.vhd.bak
uart/uart.pin
uart/uart.fit.smsg
uart/uart.fit.summary
uart/count.vhd
uart/uart.vhd.bak
uart/uart.vhd
uart/uart.sof
uart/uart.pof
uart/jiaoyan.vhd.bak
uart/jiaoyan.vhd
uart/uart.tan.summary
uart/control.vhd.bak
uart/control.vhd
uart/uart.done
uart/switch.vhd.bak
uart/switch.vhd
uart/shiftreg.vhd.bak
uart/shiftreg.vhd
uart/uart.dpf
uart/send_control.vhd
uart/send_control.vhd.bak
uart/send_shift.vhd.bak
uart/send_shift.vhd
uart/simulation/modelsim/uart_modelsim.xrf
uart/simulation/modelsim/uart.vho
uart/simulation/modelsim/uart_vhd.sdo
uart/simulation/modelsim/uart.sft
uart/simulation/modelsim/uart_run_msim_gate_vhdl.do
uart/simulation/modelsim/msim_transcript
uart/simulation/modelsim/vhdl_libs/cycloneii/_info
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_atom_pack/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_atom_pack/body.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_pllpack/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_pllpack/body.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_dffe/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_dffe/behave.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_mux21/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_mux21/altvital.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_mux41/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_mux41/altvital.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_and1/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_and1/altvital.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_ram_register/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_ram_register/reg_arch.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_ram_pulse_generator/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_ram_pulse_generator/pgen_arch.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cycloneii_ram_block/_primary.dat
uart/simulation/modelsim/vhdl_libs/cycloneii/cyclon
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.