文件名称:16bit_booth_multiplier_STG
介绍说明--下载内容来自于网络,使用问题请自行百度
verilog程序,实现两个16bit数乘法,采用booth算法,基于状态机实现,分层次为datapath和controller两个子模块,testBench测试通过-verilog procedures, two 16bit multiplication, the algorithm used booth. Based on the state machine achieved at different levels for datapath controller and two sub-modules, testBench the test
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Controller.v
Datapath.v
testBench.v
Booth_Multiplier_STG.v
www.dssz.com.txt
Datapath.v
testBench.v
Booth_Multiplier_STG.v
www.dssz.com.txt
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.