文件名称:EX6
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:256.5kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
这是一个用Verilog语言编写的一组程序,主要是熟悉开发板的应用,以及verilog语言-This is a Verilog language with a set of procedures, mainly familiar with the application development board, and the verilog language
(系统自动生成,下载前可以参看下载内容)
下载文件列表
EX6/verilogvga/db/prev_cmp_vga_dis.asm.qmsg
EX6/verilogvga/db/prev_cmp_vga_dis.fit.qmsg
EX6/verilogvga/db/prev_cmp_vga_dis.map.qmsg
EX6/verilogvga/db/prev_cmp_vga_dis.tan.qmsg
EX6/verilogvga/db/vga_dis.(0).cnf.cdb
EX6/verilogvga/db/vga_dis.(0).cnf.hdb
EX6/verilogvga/db/vga_dis.asm.qmsg
EX6/verilogvga/db/vga_dis.asm_labs.ddb
EX6/verilogvga/db/vga_dis.cbx.xml
EX6/verilogvga/db/vga_dis.cmp.cdb
EX6/verilogvga/db/vga_dis.cmp.hdb
EX6/verilogvga/db/vga_dis.cmp.kpt
EX6/verilogvga/db/vga_dis.cmp.logdb
EX6/verilogvga/db/vga_dis.cmp.rdb
EX6/verilogvga/db/vga_dis.cmp.tdb
EX6/verilogvga/db/vga_dis.cmp0.ddb
EX6/verilogvga/db/vga_dis.db_info
EX6/verilogvga/db/vga_dis.eco.cdb
EX6/verilogvga/db/vga_dis.fit.qmsg
EX6/verilogvga/db/vga_dis.hier_info
EX6/verilogvga/db/vga_dis.hif
EX6/verilogvga/db/vga_dis.lpc.html
EX6/verilogvga/db/vga_dis.lpc.rdb
EX6/verilogvga/db/vga_dis.lpc.txt
EX6/verilogvga/db/vga_dis.map.cdb
EX6/verilogvga/db/vga_dis.map.hdb
EX6/verilogvga/db/vga_dis.map.logdb
EX6/verilogvga/db/vga_dis.map.qmsg
EX6/verilogvga/db/vga_dis.pre_map.cdb
EX6/verilogvga/db/vga_dis.pre_map.hdb
EX6/verilogvga/db/vga_dis.rtlv.hdb
EX6/verilogvga/db/vga_dis.rtlv_sg.cdb
EX6/verilogvga/db/vga_dis.rtlv_sg_swap.cdb
EX6/verilogvga/db/vga_dis.sgdiff.cdb
EX6/verilogvga/db/vga_dis.sgdiff.hdb
EX6/verilogvga/db/vga_dis.sld_design_entry.sci
EX6/verilogvga/db/vga_dis.sld_design_entry_dsc.sci
EX6/verilogvga/db/vga_dis.syn_hier_info
EX6/verilogvga/db/vga_dis.tan.qmsg
EX6/verilogvga/db/vga_dis.tis_db_list.ddb
EX6/verilogvga/db/vga_dis_global_asgn_op.abo
EX6/verilogvga/incremental_db/compiled_partitions/vga_dis.root_partition.map.kpt
EX6/verilogvga/incremental_db/README
EX6/verilogvga/vga_dis.asm.rpt
EX6/verilogvga/vga_dis.cdf
EX6/verilogvga/vga_dis.done
EX6/verilogvga/vga_dis.dpf
EX6/verilogvga/vga_dis.fit.rpt
EX6/verilogvga/vga_dis.fit.smsg
EX6/verilogvga/vga_dis.fit.summary
EX6/verilogvga/vga_dis.flow.rpt
EX6/verilogvga/vga_dis.map.rpt
EX6/verilogvga/vga_dis.map.summary
EX6/verilogvga/vga_dis.pin
EX6/verilogvga/vga_dis.pof
EX6/verilogvga/vga_dis.qpf
EX6/verilogvga/vga_dis.qsf
EX6/verilogvga/vga_dis.qws
EX6/verilogvga/vga_dis.tan.rpt
EX6/verilogvga/vga_dis.tan.summary
EX6/verilogvga/vga_dis.v
EX6/verilogvga/vga_dis.v.bak
EX6/verilogvga/vga_dis_assignment_defaults.qdf
EX6/verilogvga/incremental_db/compiled_partitions
EX6/verilogvga/db
EX6/verilogvga/incremental_db
EX6/verilogvga
EX6
EX6/verilogvga/db/prev_cmp_vga_dis.fit.qmsg
EX6/verilogvga/db/prev_cmp_vga_dis.map.qmsg
EX6/verilogvga/db/prev_cmp_vga_dis.tan.qmsg
EX6/verilogvga/db/vga_dis.(0).cnf.cdb
EX6/verilogvga/db/vga_dis.(0).cnf.hdb
EX6/verilogvga/db/vga_dis.asm.qmsg
EX6/verilogvga/db/vga_dis.asm_labs.ddb
EX6/verilogvga/db/vga_dis.cbx.xml
EX6/verilogvga/db/vga_dis.cmp.cdb
EX6/verilogvga/db/vga_dis.cmp.hdb
EX6/verilogvga/db/vga_dis.cmp.kpt
EX6/verilogvga/db/vga_dis.cmp.logdb
EX6/verilogvga/db/vga_dis.cmp.rdb
EX6/verilogvga/db/vga_dis.cmp.tdb
EX6/verilogvga/db/vga_dis.cmp0.ddb
EX6/verilogvga/db/vga_dis.db_info
EX6/verilogvga/db/vga_dis.eco.cdb
EX6/verilogvga/db/vga_dis.fit.qmsg
EX6/verilogvga/db/vga_dis.hier_info
EX6/verilogvga/db/vga_dis.hif
EX6/verilogvga/db/vga_dis.lpc.html
EX6/verilogvga/db/vga_dis.lpc.rdb
EX6/verilogvga/db/vga_dis.lpc.txt
EX6/verilogvga/db/vga_dis.map.cdb
EX6/verilogvga/db/vga_dis.map.hdb
EX6/verilogvga/db/vga_dis.map.logdb
EX6/verilogvga/db/vga_dis.map.qmsg
EX6/verilogvga/db/vga_dis.pre_map.cdb
EX6/verilogvga/db/vga_dis.pre_map.hdb
EX6/verilogvga/db/vga_dis.rtlv.hdb
EX6/verilogvga/db/vga_dis.rtlv_sg.cdb
EX6/verilogvga/db/vga_dis.rtlv_sg_swap.cdb
EX6/verilogvga/db/vga_dis.sgdiff.cdb
EX6/verilogvga/db/vga_dis.sgdiff.hdb
EX6/verilogvga/db/vga_dis.sld_design_entry.sci
EX6/verilogvga/db/vga_dis.sld_design_entry_dsc.sci
EX6/verilogvga/db/vga_dis.syn_hier_info
EX6/verilogvga/db/vga_dis.tan.qmsg
EX6/verilogvga/db/vga_dis.tis_db_list.ddb
EX6/verilogvga/db/vga_dis_global_asgn_op.abo
EX6/verilogvga/incremental_db/compiled_partitions/vga_dis.root_partition.map.kpt
EX6/verilogvga/incremental_db/README
EX6/verilogvga/vga_dis.asm.rpt
EX6/verilogvga/vga_dis.cdf
EX6/verilogvga/vga_dis.done
EX6/verilogvga/vga_dis.dpf
EX6/verilogvga/vga_dis.fit.rpt
EX6/verilogvga/vga_dis.fit.smsg
EX6/verilogvga/vga_dis.fit.summary
EX6/verilogvga/vga_dis.flow.rpt
EX6/verilogvga/vga_dis.map.rpt
EX6/verilogvga/vga_dis.map.summary
EX6/verilogvga/vga_dis.pin
EX6/verilogvga/vga_dis.pof
EX6/verilogvga/vga_dis.qpf
EX6/verilogvga/vga_dis.qsf
EX6/verilogvga/vga_dis.qws
EX6/verilogvga/vga_dis.tan.rpt
EX6/verilogvga/vga_dis.tan.summary
EX6/verilogvga/vga_dis.v
EX6/verilogvga/vga_dis.v.bak
EX6/verilogvga/vga_dis_assignment_defaults.qdf
EX6/verilogvga/incremental_db/compiled_partitions
EX6/verilogvga/db
EX6/verilogvga/incremental_db
EX6/verilogvga
EX6
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
