- proj Speech analysis in matlab
- cSharp 库存物资管理系统 统计物资的出库入口的调度
- AD7879_7889_cn AD7879中文手册
- java__FTP_h java实现FTP服务器
- bus-s2 It is a bus reservation system implemented using java
- MODER-PROJ-------4EDITION This file concludes a document report of my advanced control project by matlab . also all codes has attached. the project report has written in Farsi. this project about ball and beam
文件名称:source
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:27.15kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
FPGA中实现I2C接口的一个IP核,包含verilog及VHDL代码。方便迅速理解和开发I2C总线接口。-FPGA to implement an I2C interface IP core that contains verilog and VHDL code. Facilitate rapid understanding and development of I2C bus interface.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
source/verilog/i2c_master_bit_ctrl.v
source/verilog/i2c_master_byte_ctrl.v
source/verilog/i2c_master_defines.v
source/verilog/i2c_master_registers.v
source/verilog/i2c_master_wb_top.v
source/verilog/timescale.v
source/vhdl/i2c_master_bit_ctrl.vhd
source/vhdl/i2c_master_byte_ctrl.vhd
source/vhdl/i2c_master_registers.vhd
source/vhdl/i2c_master_wb_top.vhd
source/verilog
source/vhdl
source
source/verilog/i2c_master_byte_ctrl.v
source/verilog/i2c_master_defines.v
source/verilog/i2c_master_registers.v
source/verilog/i2c_master_wb_top.v
source/verilog/timescale.v
source/vhdl/i2c_master_bit_ctrl.vhd
source/vhdl/i2c_master_byte_ctrl.vhd
source/vhdl/i2c_master_registers.vhd
source/vhdl/i2c_master_wb_top.vhd
source/verilog
source/vhdl
source
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
