- playfiar playfair是一款加密解密的软件
- WiMAXintroduction Wimax 技术介绍文档
- simAnealing Simulated annealing (SA) is a generic probabilistic metaheuristic for the global optimization problem of applied mathematics
- 16F877A_based_Tempmon 16F877A based Tempmon
- qq_php php oauth php qq OAUTH实例 下载
- matlab 基于的空时编码仿真技术程序适用于大学本科学生
文件名称:I2C
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:28.32kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
i2c设计VHDL和Verlog文件,提供给有需要的进行参考-i2c VHDL design files and Verlog
(系统自动生成,下载前可以参看下载内容)
下载文件列表
rtl/CVS/Root
rtl/CVS/Repository
rtl/CVS/Template
rtl/CVS/Entries
rtl/CVS/Entries.Extra
rtl/verilog/CVS/Root
rtl/verilog/CVS/Repository
rtl/verilog/CVS/Template
rtl/verilog/CVS/Entries
rtl/verilog/CVS/Entries.Extra
rtl/verilog/i2c_master_bit_ctrl.v
rtl/verilog/i2c_master_byte_ctrl.v
rtl/verilog/i2c_master_defines.v
rtl/verilog/i2c_master_top.v
rtl/verilog/timescale.v
rtl/vhdl/CVS/Root
rtl/vhdl/CVS/Repository
rtl/vhdl/CVS/Template
rtl/vhdl/CVS/Entries
rtl/vhdl/CVS/Entries.Extra
rtl/vhdl/I2C.VHD
rtl/vhdl/i2c_master_bit_ctrl.vhd
rtl/vhdl/i2c_master_byte_ctrl.vhd
rtl/vhdl/i2c_master_top.vhd
rtl/vhdl/readme
rtl/vhdl/tst_ds1621.vhd
rtl/verilog/CVS
rtl/vhdl/CVS
rtl/CVS
rtl/verilog
rtl/vhdl
rtl
rtl/CVS/Repository
rtl/CVS/Template
rtl/CVS/Entries
rtl/CVS/Entries.Extra
rtl/verilog/CVS/Root
rtl/verilog/CVS/Repository
rtl/verilog/CVS/Template
rtl/verilog/CVS/Entries
rtl/verilog/CVS/Entries.Extra
rtl/verilog/i2c_master_bit_ctrl.v
rtl/verilog/i2c_master_byte_ctrl.v
rtl/verilog/i2c_master_defines.v
rtl/verilog/i2c_master_top.v
rtl/verilog/timescale.v
rtl/vhdl/CVS/Root
rtl/vhdl/CVS/Repository
rtl/vhdl/CVS/Template
rtl/vhdl/CVS/Entries
rtl/vhdl/CVS/Entries.Extra
rtl/vhdl/I2C.VHD
rtl/vhdl/i2c_master_bit_ctrl.vhd
rtl/vhdl/i2c_master_byte_ctrl.vhd
rtl/vhdl/i2c_master_top.vhd
rtl/vhdl/readme
rtl/vhdl/tst_ds1621.vhd
rtl/verilog/CVS
rtl/vhdl/CVS
rtl/CVS
rtl/verilog
rtl/vhdl
rtl
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
