CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:chipscope_lab_files

  • 所属分类：
    VHDL-FPGA-Verilog
  • 标签属性：
    [VHDL] [源码]
  • 上传时间：
    2012-11-16
  • 文件大小：
    5.59mb
  • 已下载：
    0次
  • 提 供 者：
    柳***
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

关于ChipScope Pro很好的实例教程-Good examples on the ChipScope Pro Tutorial
(系统自动生成,下载前可以参看下载内容)

下载文件列表

Chipscope_Slides_labs/Chipscope_pro_lab/
Chipscope_Slides_labs/Chipscope_pro_lab/training/
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/CoreGenFlow.gise
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/CoreGenFlow.xise
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/examplecoregen.bgn
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/examplecoregen.bit
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.bld
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.cmd_log
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.cpj
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/examplecoregen.drc
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.lso
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.ncd
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.ngc
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.ngd
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.ngr
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.pad
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.par
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.pcf
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.prj
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.ptwx
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.stx
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.syr
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.twr
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.twx
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.unroutes
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.ut
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.v
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.xpi
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen.xst
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen_bitgen.xwbt
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen_envsettings.html
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen_guide.ncd
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen_map.map
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen_map.mrp
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen_map.ncd
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen_map.ngm
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen_map.xrpt
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen_ngdbuild.xrpt
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen_pad.csv
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen_pad.txt
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen_par.xrpt
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen_SP605.ucf
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen_summary.html
Chipscope_Slides_labs/Chipscope_pro_lab/training/chipscope_pro/completed/CoreGenFlow-Verilog/exampleCoreGen_summary.

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com