- jshj 教师获奖信息管理系统是目前学校提供教师获奖服务的重要内容
- Client.java Client program to connection with server in java and counting network overhead
- ID3-CSharp This my implementation of ID3 algorithm. The algorithm ID3 (Quinlan) uses the method top
- matlab kalman语音处理的源代码
- JAC 由C语言实现的词法+语法分析的编译器
- HoG (2) code to extract hog features
文件名称:verilog
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:1.26mb
-
已下载:1次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
Verilog初学者例程:1位全加器行为级设计、1位全加器门级设计、4位超前进位加法器、8位bcd十进制加法器、8位逐次进位加法器、16位超前进位加法器、16位级联加法器、多路四选一门级设计、七段译码器门级设计-Verilog routines for beginners: a behavioral-level design full adder, a full adder gate-level design, 4-ahead adder, decimal 8-bit bcd adder, 8-bit successive-carry adder, 16-bit look-ahead bit adder, 16-bit adder cascade, choose a multi-channel four-level design, seven-segment decoder gate-level design
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog/16位级联加法器/db/sixfulladder.(0).cnf.cdb
verilog/16位级联加法器/db/sixfulladder.(0).cnf.hdb
verilog/16位级联加法器/db/sixfulladder.(1).cnf.cdb
verilog/16位级联加法器/db/sixfulladder.(1).cnf.hdb
verilog/16位级联加法器/db/sixfulladder.(2).cnf.cdb
verilog/16位级联加法器/db/sixfulladder.(2).cnf.hdb
verilog/16位级联加法器/db/sixfulladder.asm.qmsg
verilog/16位级联加法器/db/sixfulladder.cbx.xml
verilog/16位级联加法器/db/sixfulladder.cmp.cdb
verilog/16位级联加法器/db/sixfulladder.cmp.hdb
verilog/16位级联加法器/db/sixfulladder.cmp.kpt
verilog/16位级联加法器/db/sixfulladder.cmp.logdb
verilog/16位级联加法器/db/sixfulladder.cmp.rdb
verilog/16位级联加法器/db/sixfulladder.cmp.tdb
verilog/16位级联加法器/db/sixfulladder.cmp0.ddb
verilog/16位级联加法器/db/sixfulladder.dbp
verilog/16位级联加法器/db/sixfulladder.db_info
verilog/16位级联加法器/db/sixfulladder.eco.cdb
verilog/16位级联加法器/db/sixfulladder.fit.qmsg
verilog/16位级联加法器/db/sixfulladder.hier_info
verilog/16位级联加法器/db/sixfulladder.hif
verilog/16位级联加法器/db/sixfulladder.map.cdb
verilog/16位级联加法器/db/sixfulladder.map.hdb
verilog/16位级联加法器/db/sixfulladder.map.logdb
verilog/16位级联加法器/db/sixfulladder.map.qmsg
verilog/16位级联加法器/db/sixfulladder.pre_map.cdb
verilog/16位级联加法器/db/sixfulladder.pre_map.hdb
verilog/16位级联加法器/db/sixfulladder.psp
verilog/16位级联加法器/db/sixfulladder.rtlv.hdb
verilog/16位级联加法器/db/sixfulladder.rtlv_sg.cdb
verilog/16位级联加法器/db/sixfulladder.rtlv_sg_swap.cdb
verilog/16位级联加法器/db/sixfulladder.sgdiff.cdb
verilog/16位级联加法器/db/sixfulladder.sgdiff.hdb
verilog/16位级联加法器/db/sixfulladder.signalprobe.cdb
verilog/16位级联加法器/db/sixfulladder.sim.hdb
verilog/16位级联加法器/db/sixfulladder.sim.qmsg
verilog/16位级联加法器/db/sixfulladder.sim.rdb
verilog/16位级联加法器/db/sixfulladder.sim.vwf
verilog/16位级联加法器/db/sixfulladder.sld_design_entry.sci
verilog/16位级联加法器/db/sixfulladder.sld_design_entry_dsc.sci
verilog/16位级联加法器/db/sixfulladder.syn_hier_info
verilog/16位级联加法器/db/sixfulladder.tan.qmsg
verilog/16位级联加法器/db/wed.zsf
verilog/16位级联加法器/eightbitfulladder.v
verilog/16位级联加法器/sixfulladder.asm.rpt
verilog/16位级联加法器/sixfulladder.done
verilog/16位级联加法器/sixfulladder.fit.rpt
verilog/16位级联加法器/sixfulladder.fit.smsg
verilog/16位级联加法器/sixfulladder.fit.summary
verilog/16位级联加法器/sixfulladder.flow.rpt
verilog/16位级联加法器/sixfulladder.map.rpt
verilog/16位级联加法器/sixfulladder.map.summary
verilog/16位级联加法器/sixfulladder.pin
verilog/16位级联加法器/sixfulladder.pof
verilog/16位级联加法器/sixfulladder.qpf
verilog/16位级联加法器/sixfulladder.qsf
verilog/16位级联加法器/sixfulladder.qws
verilog/16位级联加法器/sixfulladder.sim.rpt
verilog/16位级联加法器/sixfulladder.sof
verilog/16位级联加法器/sixfulladder.tan.rpt
verilog/16位级联加法器/sixfulladder.tan.summary
verilog/16位级联加法器/sixfulladder.v
verilog/16位级联加法器/sixfulladder.vwf
verilog/16位级联加法器/Waveform1.vwf
verilog/16位超前进位加法器/db/fastadder.(0).cnf.cdb
verilog/16位超前进位加法器/db/fastadder.(0).cnf.hdb
verilog/16位超前进位加法器/db/fastadder.(1).cnf.cdb
verilog/16位超前进位加法器/db/fastadder.(1).cnf.hdb
verilog/16位超前进位加法器/db/fastadder.(2).cnf.cdb
verilog/16位超前进位加法器/db/fastadder.(2).cnf.hdb
verilog/16位超前进位加法器/db/fastadder.asm.qmsg
verilog/16位超前进位加法器/db/fastadder.cbx.xml
verilog/16位超前进位加法器/db/fastadder.cmp.cdb
verilog/16位超前进位加法器/db/fastadder.cmp.hdb
verilog/16位超前进位加法器/db/fastadder.cmp.kpt
verilog/16位超前进位加法器/db/fastadder.cmp.logdb
verilog/16位超前进位加法器/db/fastadder.cmp.rdb
verilog/16位超前进位加法器/db/fastadder.cmp.tdb
verilog/16位超前进位加法器/db/fastadder.cmp0.ddb
verilog/16位超前进位加法器/db/fastadder.dbp
verilog/16位超前进位加法器/db/fastadder.db_info
verilog/16位超前进位加法器/db/fastadder.eco.cdb
verilog/16位超前进位加法器/db/fastadder.fit.qmsg
verilog/16位超前进位加法器/db/fastadder.hier_info
verilog/16位超前进位加法器/db/fastadder.hif
verilog/16位超前进位加法器/db/fastadder.map.cdb
verilog/16位超前进位加法器/db/fastadder.map.hdb
verilog/16位超前进位加法器/db/fastadder.map.logdb
verilog/16位超前进位加法器/db/fastadder.map.qmsg
verilog/16位超前进位加法器/db/fastadder.pre_map.cdb
verilog/16位超前进位加法器/db/fastadder.pre_map.hdb
verilog/16位超前进位加法器/db/fastadder.psp
verilog/16位超前进位加法器/db/fastadder.rtlv.hdb
verilog/16位超前进位加法器/db/fastadder.rtlv_sg.cdb
verilog/16位超前进位加法器/db/fastadder.rtlv_sg_swap.cdb
verilog/16位超前进位加法器/db/fastadder.sgdiff.cdb
verilog/16位超前进位加法器/db/fastadder.sgdiff.hdb
verilog/16位超前进位加法器/db/fastadder.signalprobe.cdb
verilog/16位超前进位加法器/db/fastadder.sld_design_entry.sci
verilog/16位超前进位加法器/db/fastadder.sld_design_entry_dsc.sci
verilog/16位超前进位加法器/db/fastadder.syn_hier_info
verilog/16位超前进位加法器/db/fastadder.tan.qmsg
verilog/16位超前进位加法器/fastadder.asm.rpt
verilog/16位超前进位加法器/fastadder.done
verilog/16位超前进位加法器/fastadder.fit.rpt
verilog/16位超前进位加法器/fastadder.fit.smsg
verilog/16位超前进位加法器/fastadder.fit.summary
verilog/16位超前进位加法器/fastadder.flow.rpt
verilog/16位超前进位加法器/fastadder.map.rpt
verilog/16位超前进位加法器/fastadder.map.smsg
verilog/16位超前进位加法器/fastadder.map.summary
verilog/16位超前进位加法器/fastadder.pin
verilog/16位超前进位加法器/fastadder.pof
verilog/16位超前进位加法器/fastadder.qpf
verilog/16位超前进位加法器/fastadder.qsf
verilog/16位超前进位加法器/fastadder.qws
verilog/16位超前进位加法器/fastadder.sof
verilog/16位超前进位加法器/fastadder.tan.rpt
verilog/16位超前进位加法器/fastadder.tan.summary
verilog/16位超前进位加法器/fastadder.v
verilog/16位超前进位加法器/fouradder.v
verilog/1位全加器行为级设计/db/fulladder.(0).cnf.cdb
verilog/1位全加器行为级设计/db/fulladder.(0).cnf.hdb
verilog/1位全加器行为级设计/db/fulladder.asm.qmsg
verilog/1位全加器行为级设计/db/fulladder.cbx.xml
verilog/1位全加器行为级设计/db/fulladder.cmp.cdb
veri
verilog/16位级联加法器/db/sixfulladder.(0).cnf.hdb
verilog/16位级联加法器/db/sixfulladder.(1).cnf.cdb
verilog/16位级联加法器/db/sixfulladder.(1).cnf.hdb
verilog/16位级联加法器/db/sixfulladder.(2).cnf.cdb
verilog/16位级联加法器/db/sixfulladder.(2).cnf.hdb
verilog/16位级联加法器/db/sixfulladder.asm.qmsg
verilog/16位级联加法器/db/sixfulladder.cbx.xml
verilog/16位级联加法器/db/sixfulladder.cmp.cdb
verilog/16位级联加法器/db/sixfulladder.cmp.hdb
verilog/16位级联加法器/db/sixfulladder.cmp.kpt
verilog/16位级联加法器/db/sixfulladder.cmp.logdb
verilog/16位级联加法器/db/sixfulladder.cmp.rdb
verilog/16位级联加法器/db/sixfulladder.cmp.tdb
verilog/16位级联加法器/db/sixfulladder.cmp0.ddb
verilog/16位级联加法器/db/sixfulladder.dbp
verilog/16位级联加法器/db/sixfulladder.db_info
verilog/16位级联加法器/db/sixfulladder.eco.cdb
verilog/16位级联加法器/db/sixfulladder.fit.qmsg
verilog/16位级联加法器/db/sixfulladder.hier_info
verilog/16位级联加法器/db/sixfulladder.hif
verilog/16位级联加法器/db/sixfulladder.map.cdb
verilog/16位级联加法器/db/sixfulladder.map.hdb
verilog/16位级联加法器/db/sixfulladder.map.logdb
verilog/16位级联加法器/db/sixfulladder.map.qmsg
verilog/16位级联加法器/db/sixfulladder.pre_map.cdb
verilog/16位级联加法器/db/sixfulladder.pre_map.hdb
verilog/16位级联加法器/db/sixfulladder.psp
verilog/16位级联加法器/db/sixfulladder.rtlv.hdb
verilog/16位级联加法器/db/sixfulladder.rtlv_sg.cdb
verilog/16位级联加法器/db/sixfulladder.rtlv_sg_swap.cdb
verilog/16位级联加法器/db/sixfulladder.sgdiff.cdb
verilog/16位级联加法器/db/sixfulladder.sgdiff.hdb
verilog/16位级联加法器/db/sixfulladder.signalprobe.cdb
verilog/16位级联加法器/db/sixfulladder.sim.hdb
verilog/16位级联加法器/db/sixfulladder.sim.qmsg
verilog/16位级联加法器/db/sixfulladder.sim.rdb
verilog/16位级联加法器/db/sixfulladder.sim.vwf
verilog/16位级联加法器/db/sixfulladder.sld_design_entry.sci
verilog/16位级联加法器/db/sixfulladder.sld_design_entry_dsc.sci
verilog/16位级联加法器/db/sixfulladder.syn_hier_info
verilog/16位级联加法器/db/sixfulladder.tan.qmsg
verilog/16位级联加法器/db/wed.zsf
verilog/16位级联加法器/eightbitfulladder.v
verilog/16位级联加法器/sixfulladder.asm.rpt
verilog/16位级联加法器/sixfulladder.done
verilog/16位级联加法器/sixfulladder.fit.rpt
verilog/16位级联加法器/sixfulladder.fit.smsg
verilog/16位级联加法器/sixfulladder.fit.summary
verilog/16位级联加法器/sixfulladder.flow.rpt
verilog/16位级联加法器/sixfulladder.map.rpt
verilog/16位级联加法器/sixfulladder.map.summary
verilog/16位级联加法器/sixfulladder.pin
verilog/16位级联加法器/sixfulladder.pof
verilog/16位级联加法器/sixfulladder.qpf
verilog/16位级联加法器/sixfulladder.qsf
verilog/16位级联加法器/sixfulladder.qws
verilog/16位级联加法器/sixfulladder.sim.rpt
verilog/16位级联加法器/sixfulladder.sof
verilog/16位级联加法器/sixfulladder.tan.rpt
verilog/16位级联加法器/sixfulladder.tan.summary
verilog/16位级联加法器/sixfulladder.v
verilog/16位级联加法器/sixfulladder.vwf
verilog/16位级联加法器/Waveform1.vwf
verilog/16位超前进位加法器/db/fastadder.(0).cnf.cdb
verilog/16位超前进位加法器/db/fastadder.(0).cnf.hdb
verilog/16位超前进位加法器/db/fastadder.(1).cnf.cdb
verilog/16位超前进位加法器/db/fastadder.(1).cnf.hdb
verilog/16位超前进位加法器/db/fastadder.(2).cnf.cdb
verilog/16位超前进位加法器/db/fastadder.(2).cnf.hdb
verilog/16位超前进位加法器/db/fastadder.asm.qmsg
verilog/16位超前进位加法器/db/fastadder.cbx.xml
verilog/16位超前进位加法器/db/fastadder.cmp.cdb
verilog/16位超前进位加法器/db/fastadder.cmp.hdb
verilog/16位超前进位加法器/db/fastadder.cmp.kpt
verilog/16位超前进位加法器/db/fastadder.cmp.logdb
verilog/16位超前进位加法器/db/fastadder.cmp.rdb
verilog/16位超前进位加法器/db/fastadder.cmp.tdb
verilog/16位超前进位加法器/db/fastadder.cmp0.ddb
verilog/16位超前进位加法器/db/fastadder.dbp
verilog/16位超前进位加法器/db/fastadder.db_info
verilog/16位超前进位加法器/db/fastadder.eco.cdb
verilog/16位超前进位加法器/db/fastadder.fit.qmsg
verilog/16位超前进位加法器/db/fastadder.hier_info
verilog/16位超前进位加法器/db/fastadder.hif
verilog/16位超前进位加法器/db/fastadder.map.cdb
verilog/16位超前进位加法器/db/fastadder.map.hdb
verilog/16位超前进位加法器/db/fastadder.map.logdb
verilog/16位超前进位加法器/db/fastadder.map.qmsg
verilog/16位超前进位加法器/db/fastadder.pre_map.cdb
verilog/16位超前进位加法器/db/fastadder.pre_map.hdb
verilog/16位超前进位加法器/db/fastadder.psp
verilog/16位超前进位加法器/db/fastadder.rtlv.hdb
verilog/16位超前进位加法器/db/fastadder.rtlv_sg.cdb
verilog/16位超前进位加法器/db/fastadder.rtlv_sg_swap.cdb
verilog/16位超前进位加法器/db/fastadder.sgdiff.cdb
verilog/16位超前进位加法器/db/fastadder.sgdiff.hdb
verilog/16位超前进位加法器/db/fastadder.signalprobe.cdb
verilog/16位超前进位加法器/db/fastadder.sld_design_entry.sci
verilog/16位超前进位加法器/db/fastadder.sld_design_entry_dsc.sci
verilog/16位超前进位加法器/db/fastadder.syn_hier_info
verilog/16位超前进位加法器/db/fastadder.tan.qmsg
verilog/16位超前进位加法器/fastadder.asm.rpt
verilog/16位超前进位加法器/fastadder.done
verilog/16位超前进位加法器/fastadder.fit.rpt
verilog/16位超前进位加法器/fastadder.fit.smsg
verilog/16位超前进位加法器/fastadder.fit.summary
verilog/16位超前进位加法器/fastadder.flow.rpt
verilog/16位超前进位加法器/fastadder.map.rpt
verilog/16位超前进位加法器/fastadder.map.smsg
verilog/16位超前进位加法器/fastadder.map.summary
verilog/16位超前进位加法器/fastadder.pin
verilog/16位超前进位加法器/fastadder.pof
verilog/16位超前进位加法器/fastadder.qpf
verilog/16位超前进位加法器/fastadder.qsf
verilog/16位超前进位加法器/fastadder.qws
verilog/16位超前进位加法器/fastadder.sof
verilog/16位超前进位加法器/fastadder.tan.rpt
verilog/16位超前进位加法器/fastadder.tan.summary
verilog/16位超前进位加法器/fastadder.v
verilog/16位超前进位加法器/fouradder.v
verilog/1位全加器行为级设计/db/fulladder.(0).cnf.cdb
verilog/1位全加器行为级设计/db/fulladder.(0).cnf.hdb
verilog/1位全加器行为级设计/db/fulladder.asm.qmsg
verilog/1位全加器行为级设计/db/fulladder.cbx.xml
verilog/1位全加器行为级设计/db/fulladder.cmp.cdb
veri
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
