CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程

文件名称:Design-and-test-verilog-hdl

  • 所属分类:
  • 标签属性:
  • 上传时间:
    2012-11-16
  • 文件大小:
    2.38mb
  • 已下载:
    0次
  • 提 供 者:
  • 相关连接:
  • 下载说明:
    别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容来自于网络,使用问题请自行百度

《设计与验证Verilog HDL》的随书光盘-Design and test Verilog HDL of CD attached with books




(系统自动生成,下载前可以参看下载内容)

下载文件列表

《设计与验证verilog hdl》配套光盘/
《设计与验证verilog hdl》配套光盘/Example-2-1/
《设计与验证verilog hdl》配套光盘/Example-2-1/HelloVlog.v
《设计与验证verilog hdl》配套光盘/Example-3-1/
《设计与验证verilog hdl》配套光盘/Example-3-1/FullAdd.v
《设计与验证verilog hdl》配套光盘/Example-3-1/transcript
《设计与验证verilog hdl》配套光盘/Example-3-2/
《设计与验证verilog hdl》配套光盘/Example-3-2/FullAdd.v
《设计与验证verilog hdl》配套光盘/Example-3-3/
《设计与验证verilog hdl》配套光盘/Example-3-3/CRC10.v
《设计与验证verilog hdl》配套光盘/Example-4-1/
《设计与验证verilog hdl》配套光盘/Example-4-10/
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/bibus.prd
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/bibus.prj
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/bibus.v
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/decode.v
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/bibus.fse
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/bibus.srd
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/bibus.srm
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/bibus.srr
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/bibus.srs
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/bibus.sxr
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/bibus.tcl
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/bibus.tlg
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/bibus.vqm
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/bibus.xrf
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/bibus_cons.tcl
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/bibus_rm.tcl
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/rpt_bibus.areasrr
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/rpt_bibus_areasrr.htm
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/syntmp/
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/syntmp/bibus.msg
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/syntmp/bibus.plg
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/syntmp/bibus_cons_ui.tcl
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/verif/
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/rev_1/verif/bibus.vif
《设计与验证verilog hdl》配套光盘/Example-4-10/bibus/syntmp.msg
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/complex_bibus.prd
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/complex_bibus.prj
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/complex_bibus.v
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/complex_bibus2.v
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/counter.v
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/decode.v
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/AutoConstraint_complex_bibus.sdc
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus.fse
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus.srd
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus.srm
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus.srr
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus.srs
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus.sxr
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus.tcl
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus.tlg
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus.vqm
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus.xrf
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus2.fse
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus2.srd
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus2.srm
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus2.srr
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus2.srs
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus2.sxr
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus2.tcl
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus2.tlg
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus2.vqm
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus2.xrf
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus2_cons.tcl
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus2_rm.tcl
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus_cons.tcl
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/complex_bibus_rm.tcl
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/decode.srr
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/par_1/
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/rpt_complex_bibus.areasrr
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/rpt_complex_bibus_areasrr.htm
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/syntmp/
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/syntmp/complex_bibus.msg
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/syntmp/complex_bibus.plg
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/syntmp/complex_bibus2.plg
《设计与验证verilog hdl》配套光盘/Example-4-10/complex_bibus/rev_1/syntmp/complex_bibus2_cons_ui.tcl

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台,只提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度。更多...
  • 本站已设置防盗链,请勿用迅雷、QQ旋风等下载软件下载资源,下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或换浏览器;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*快速评论: 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内  容:
*验 证 码:
搜珍网 www.dssz.com