文件名称:edg_test_design
-
所属分类:
- 标签属性:
- 上传时间:2013-03-16
-
文件大小:300.72kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
边沿检测电路的程序,对于学习FPGA的语言非常重要,采用verilog语言编写。-Edge detection circuit program is very important for language learning FPGA using Verilog language.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
edg_test_design/
edg_test_design/db/
edg_test_design/db/edg_test_design.(0).cnf.cdb
edg_test_design/db/edg_test_design.(0).cnf.hdb
edg_test_design/db/edg_test_design.asm.qmsg
edg_test_design/db/edg_test_design.asm_labs.ddb
edg_test_design/db/edg_test_design.cbx.xml
edg_test_design/db/edg_test_design.cmp.bpm
edg_test_design/db/edg_test_design.cmp.cdb
edg_test_design/db/edg_test_design.cmp.ecobp
edg_test_design/db/edg_test_design.cmp.hdb
edg_test_design/db/edg_test_design.cmp.logdb
edg_test_design/db/edg_test_design.cmp.rdb
edg_test_design/db/edg_test_design.cmp.tdb
edg_test_design/db/edg_test_design.cmp0.ddb
edg_test_design/db/edg_test_design.cmp_bb.cdb
edg_test_design/db/edg_test_design.cmp_bb.hdb
edg_test_design/db/edg_test_design.cmp_bb.logdb
edg_test_design/db/edg_test_design.cmp_bb.rcf
edg_test_design/db/edg_test_design.dbp
edg_test_design/db/edg_test_design.db_info
edg_test_design/db/edg_test_design.eco.cdb
edg_test_design/db/edg_test_design.fit.qmsg
edg_test_design/db/edg_test_design.hier_info
edg_test_design/db/edg_test_design.hif
edg_test_design/db/edg_test_design.map.bpm
edg_test_design/db/edg_test_design.map.cdb
edg_test_design/db/edg_test_design.map.ecobp
edg_test_design/db/edg_test_design.map.hdb
edg_test_design/db/edg_test_design.map.logdb
edg_test_design/db/edg_test_design.map.qmsg
edg_test_design/db/edg_test_design.map_bb.cdb
edg_test_design/db/edg_test_design.map_bb.hdb
edg_test_design/db/edg_test_design.map_bb.logdb
edg_test_design/db/edg_test_design.pre_map.cdb
edg_test_design/db/edg_test_design.pre_map.hdb
edg_test_design/db/edg_test_design.psp
edg_test_design/db/edg_test_design.pss
edg_test_design/db/edg_test_design.rpp.qmsg
edg_test_design/db/edg_test_design.rtlv.hdb
edg_test_design/db/edg_test_design.rtlv_sg.cdb
edg_test_design/db/edg_test_design.rtlv_sg_swap.cdb
edg_test_design/db/edg_test_design.sgate.rvd
edg_test_design/db/edg_test_design.sgate_sm.rvd
edg_test_design/db/edg_test_design.sgdiff.cdb
edg_test_design/db/edg_test_design.sgdiff.hdb
edg_test_design/db/edg_test_design.signalprobe.cdb
edg_test_design/db/edg_test_design.sld_design_entry.sci
edg_test_design/db/edg_test_design.sld_design_entry_dsc.sci
edg_test_design/db/edg_test_design.syn_hier_info
edg_test_design/db/edg_test_design.tan.qmsg
edg_test_design/db/edg_test_design.tis_db_list.ddb
edg_test_design/db/prev_cmp_edg_test_design.asm.qmsg
edg_test_design/db/prev_cmp_edg_test_design.fit.qmsg
edg_test_design/db/prev_cmp_edg_test_design.map.qmsg
edg_test_design/db/prev_cmp_edg_test_design.qmsg
edg_test_design/db/prev_cmp_edg_test_design.tan.qmsg
edg_test_design/edg_test_design.asm.rpt
edg_test_design/edg_test_design.bsf
edg_test_design/edg_test_design.done
edg_test_design/edg_test_design.fit.rpt
edg_test_design/edg_test_design.fit.smsg
edg_test_design/edg_test_design.fit.summary
edg_test_design/edg_test_design.flow.rpt
edg_test_design/edg_test_design.map.rpt
edg_test_design/edg_test_design.map.summary
edg_test_design/edg_test_design.pin
edg_test_design/edg_test_design.pof
edg_test_design/edg_test_design.qpf
edg_test_design/edg_test_design.qsf
edg_test_design/edg_test_design.qws
edg_test_design/edg_test_design.sof
edg_test_design/edg_test_design.tan.rpt
edg_test_design/edg_test_design.tan.summary
edg_test_design/edg_test_design.v
edg_test_design/edg_test_design.v.bak
edg_test_design/db/
edg_test_design/db/edg_test_design.(0).cnf.cdb
edg_test_design/db/edg_test_design.(0).cnf.hdb
edg_test_design/db/edg_test_design.asm.qmsg
edg_test_design/db/edg_test_design.asm_labs.ddb
edg_test_design/db/edg_test_design.cbx.xml
edg_test_design/db/edg_test_design.cmp.bpm
edg_test_design/db/edg_test_design.cmp.cdb
edg_test_design/db/edg_test_design.cmp.ecobp
edg_test_design/db/edg_test_design.cmp.hdb
edg_test_design/db/edg_test_design.cmp.logdb
edg_test_design/db/edg_test_design.cmp.rdb
edg_test_design/db/edg_test_design.cmp.tdb
edg_test_design/db/edg_test_design.cmp0.ddb
edg_test_design/db/edg_test_design.cmp_bb.cdb
edg_test_design/db/edg_test_design.cmp_bb.hdb
edg_test_design/db/edg_test_design.cmp_bb.logdb
edg_test_design/db/edg_test_design.cmp_bb.rcf
edg_test_design/db/edg_test_design.dbp
edg_test_design/db/edg_test_design.db_info
edg_test_design/db/edg_test_design.eco.cdb
edg_test_design/db/edg_test_design.fit.qmsg
edg_test_design/db/edg_test_design.hier_info
edg_test_design/db/edg_test_design.hif
edg_test_design/db/edg_test_design.map.bpm
edg_test_design/db/edg_test_design.map.cdb
edg_test_design/db/edg_test_design.map.ecobp
edg_test_design/db/edg_test_design.map.hdb
edg_test_design/db/edg_test_design.map.logdb
edg_test_design/db/edg_test_design.map.qmsg
edg_test_design/db/edg_test_design.map_bb.cdb
edg_test_design/db/edg_test_design.map_bb.hdb
edg_test_design/db/edg_test_design.map_bb.logdb
edg_test_design/db/edg_test_design.pre_map.cdb
edg_test_design/db/edg_test_design.pre_map.hdb
edg_test_design/db/edg_test_design.psp
edg_test_design/db/edg_test_design.pss
edg_test_design/db/edg_test_design.rpp.qmsg
edg_test_design/db/edg_test_design.rtlv.hdb
edg_test_design/db/edg_test_design.rtlv_sg.cdb
edg_test_design/db/edg_test_design.rtlv_sg_swap.cdb
edg_test_design/db/edg_test_design.sgate.rvd
edg_test_design/db/edg_test_design.sgate_sm.rvd
edg_test_design/db/edg_test_design.sgdiff.cdb
edg_test_design/db/edg_test_design.sgdiff.hdb
edg_test_design/db/edg_test_design.signalprobe.cdb
edg_test_design/db/edg_test_design.sld_design_entry.sci
edg_test_design/db/edg_test_design.sld_design_entry_dsc.sci
edg_test_design/db/edg_test_design.syn_hier_info
edg_test_design/db/edg_test_design.tan.qmsg
edg_test_design/db/edg_test_design.tis_db_list.ddb
edg_test_design/db/prev_cmp_edg_test_design.asm.qmsg
edg_test_design/db/prev_cmp_edg_test_design.fit.qmsg
edg_test_design/db/prev_cmp_edg_test_design.map.qmsg
edg_test_design/db/prev_cmp_edg_test_design.qmsg
edg_test_design/db/prev_cmp_edg_test_design.tan.qmsg
edg_test_design/edg_test_design.asm.rpt
edg_test_design/edg_test_design.bsf
edg_test_design/edg_test_design.done
edg_test_design/edg_test_design.fit.rpt
edg_test_design/edg_test_design.fit.smsg
edg_test_design/edg_test_design.fit.summary
edg_test_design/edg_test_design.flow.rpt
edg_test_design/edg_test_design.map.rpt
edg_test_design/edg_test_design.map.summary
edg_test_design/edg_test_design.pin
edg_test_design/edg_test_design.pof
edg_test_design/edg_test_design.qpf
edg_test_design/edg_test_design.qsf
edg_test_design/edg_test_design.qws
edg_test_design/edg_test_design.sof
edg_test_design/edg_test_design.tan.rpt
edg_test_design/edg_test_design.tan.summary
edg_test_design/edg_test_design.v
edg_test_design/edg_test_design.v.bak
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
