- PCD8544_www.ic37.com PCD8544 lcd contlor readme
- Lecture5 Lecture on telecom transmission and switching enjoy
- tea a Tea Ontology project in Protege OWL
- liuyan C#留言板 用于留言信息的查看 与回复 并且添加有表情
- YDMusic 悦动音乐.是国内唯一一个能够突破防盗链实现在线听歌的音乐系统
- DC-VoltageController-of--STATCOM-- A Design Approach for DC Voltage Controller of CHB
文件名称:xapp882
-
所属分类：
- 标签属性：
- 上传时间：2013-08-14
-
文件大小：1002.26kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
This application note describes the implementation of SERDES Framer Interface Level 5
(SFI-5) [Ref 1] in a Virtex-6 XC6VLX240T FPGA. SFI-5 is a standard defined by the Optical
Internetworking Forum (OIF). The interface must operate bidirectionally at a payload data rate
of 40 Gb/s with 0–25 forward error correction (FEC) overhead, up to a maximum of 50 Gb/s.
The interface consists of 17 bidirectional GTX transceivers and logic to compensate skew
differences between the transmission paths of the data channels.-This application note describes the implementation of SERDES Framer Interface Level 5
(SFI-5) [Ref 1] in a Virtex-6 XC6VLX240T FPGA. SFI-5 is a standard defined by the Optical
Internetworking Forum (OIF). The interface must operate bidirectionally at a payload data rate
of 40 Gb/s with 0–25 forward error correction (FEC) overhead, up to a maximum of 50 Gb/s.
The interface consists of 17 bidirectional GTX transceivers and logic to compensate skew
differences between the transmission paths of the data channels.
(SFI-5) [Ref 1] in a Virtex-6 XC6VLX240T FPGA. SFI-5 is a standard defined by the Optical
Internetworking Forum (OIF). The interface must operate bidirectionally at a payload data rate
of 40 Gb/s with 0–25 forward error correction (FEC) overhead, up to a maximum of 50 Gb/s.
The interface consists of 17 bidirectional GTX transceivers and logic to compensate skew
differences between the transmission paths of the data channels.-This application note describes the implementation of SERDES Framer Interface Level 5
(SFI-5) [Ref 1] in a Virtex-6 XC6VLX240T FPGA. SFI-5 is a standard defined by the Optical
Internetworking Forum (OIF). The interface must operate bidirectionally at a payload data rate
of 40 Gb/s with 0–25 forward error correction (FEC) overhead, up to a maximum of 50 Gb/s.
The interface consists of 17 bidirectional GTX transceivers and logic to compensate skew
differences between the transmission paths of the data channels.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
XAPP882/
XAPP882/Bitfile/
XAPP882/Bitfile/sfi5.bit
XAPP882/Chipscope/
XAPP882/Chipscope/chipscope_icon.ngc
XAPP882/Chipscope/chipscope_icon.v
XAPP882/Chipscope/chipscope_ila.ngc
XAPP882/Chipscope/chipscope_ila.v
XAPP882/Chipscope/chipscope_vio.ngc
XAPP882/Chipscope/chipscope_vio.v
XAPP882/Chipscope/SFI5_DEMO.cpj
XAPP882/Design/
XAPP882/Design/counter_128.v
XAPP882/Design/counter_32bit.v
XAPP882/Design/counter_64.v
XAPP882/Design/gtx_wrapper.v
XAPP882/Design/gtx_wrapper_gtx.v
XAPP882/Design/sfi5_if_v6_16bit.v
XAPP882/Design/sfi5_reset_rx.v
XAPP882/Design/sfi5_reset_tx.v
XAPP882/Design/sfi5_rx_barrel_shifter_16bit.v
XAPP882/Design/sfi5_rx_data_sync.v
XAPP882/Design/sfi5_rx_frame_sync.v
XAPP882/Design/sfi5_rx_if_v6_16bit.v
XAPP882/Design/sfi5_tx_deskew_channel.v
XAPP882/Design/tx_sync.v
XAPP882/Hardware_Testbench/
XAPP882/Hardware_Testbench/prbs31_gen.v
XAPP882/Hardware_Testbench/sfi5_ml623_demo.v
XAPP882/Implementation/
XAPP882/Implementation/run_syn
XAPP882/Implementation/sfi5.cmd
XAPP882/Implementation/sfi5.prj
XAPP882/Implementation/sfi5_ml623_demo.ucf
XAPP882/readme.txt
XAPP882/Simulation/
XAPP882/Simulation/SFI5_V6_16BIT_TB.v
XAPP882/Simulation/sim/
XAPP882/Simulation/sim/glbl.v
XAPP882/Simulation/sim/run_sim.do
XAPP882/Simulation/sim/sfi5_wave.do
XAPP882/Simulation/simple_pattern0.v
XAPP882/Simulation/simple_pattern1.v
XAPP882/Bitfile/
XAPP882/Bitfile/sfi5.bit
XAPP882/Chipscope/
XAPP882/Chipscope/chipscope_icon.ngc
XAPP882/Chipscope/chipscope_icon.v
XAPP882/Chipscope/chipscope_ila.ngc
XAPP882/Chipscope/chipscope_ila.v
XAPP882/Chipscope/chipscope_vio.ngc
XAPP882/Chipscope/chipscope_vio.v
XAPP882/Chipscope/SFI5_DEMO.cpj
XAPP882/Design/
XAPP882/Design/counter_128.v
XAPP882/Design/counter_32bit.v
XAPP882/Design/counter_64.v
XAPP882/Design/gtx_wrapper.v
XAPP882/Design/gtx_wrapper_gtx.v
XAPP882/Design/sfi5_if_v6_16bit.v
XAPP882/Design/sfi5_reset_rx.v
XAPP882/Design/sfi5_reset_tx.v
XAPP882/Design/sfi5_rx_barrel_shifter_16bit.v
XAPP882/Design/sfi5_rx_data_sync.v
XAPP882/Design/sfi5_rx_frame_sync.v
XAPP882/Design/sfi5_rx_if_v6_16bit.v
XAPP882/Design/sfi5_tx_deskew_channel.v
XAPP882/Design/tx_sync.v
XAPP882/Hardware_Testbench/
XAPP882/Hardware_Testbench/prbs31_gen.v
XAPP882/Hardware_Testbench/sfi5_ml623_demo.v
XAPP882/Implementation/
XAPP882/Implementation/run_syn
XAPP882/Implementation/sfi5.cmd
XAPP882/Implementation/sfi5.prj
XAPP882/Implementation/sfi5_ml623_demo.ucf
XAPP882/readme.txt
XAPP882/Simulation/
XAPP882/Simulation/SFI5_V6_16BIT_TB.v
XAPP882/Simulation/sim/
XAPP882/Simulation/sim/glbl.v
XAPP882/Simulation/sim/run_sim.do
XAPP882/Simulation/sim/sfi5_wave.do
XAPP882/Simulation/simple_pattern0.v
XAPP882/Simulation/simple_pattern1.v
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者，仅为网络服务对象提供信息存储空间，仅对用户上载内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。