- PIC_to_EM78xx PIC to EM78xx的转换程序 PIC是常用的单片机 而在某些情况下需要用到EM78xx单片机 此程序提供了从PIC到EM78xx的转换 便利了开方者
- picture 一个图像识别的程序
- FSM_3 Final state machine written on VHDL in Quartus II. Imple. Implements the working principle of a sensor which detect the spinning direction (e.g. a motor) and depending on the direction a DuplexCounter is set to "up" or "down" mode.
- DeleteTemp file use for protection and delettion
- code 清华大学张旭东老师的《现在信号处理》第一次大作业的代码
- DS18B20P1602 1602显示温度
文件名称:2PSK01
介绍说明--下载内容来自于网络,使用问题请自行百度
matlab下,用dspbuilder编写的 2psk调制和解调的例程。适合新手学习。-Under matlab, prepared dspbuilder 2psk modulation and demodulation routines. For beginners to learn.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/accum.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/addr_cnt_dn.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/addr_cnt_dn_poly.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/addr_cnt_up.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/at_sink_mod.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/at_sink_mod_bin.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/at_sink_mod_par.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/at_src_mod.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/at_src_mod_par.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_block_sink_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_block_source_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_controller_pe_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_monitor_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_120.ocp
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_sink_model_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_source_from_monitor_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_source_model_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_delay_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fastaddsub_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fastadd_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fast_accumulator_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fifo_pfc_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_accumulator_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_adders_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_adder_tree_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_avalon_slave_write_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_coef_banks_fixed_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_data_memory_bank_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_dspblock_bank_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_dspblock_cascade_bank_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_lib_pkg_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_math_pkg_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_memory_simple_dual_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_memory_single_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_memory_true_dual_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_mult_bank_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_top_dec_half_sym_fir_120.ocp
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_top_dec_half_sym_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_top_dec_sym_add_cas_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_top_dec_sym_cas_fir_120.ocp
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_top_int_sym_fir_120.ocp
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_top_int_sym_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_top_sin_sym_fir_120.ocp
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_top_sin_sym_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_lib_pkg_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_math_pkg_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_pfc_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_pipelined_adder_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_roundsat_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_text_pkg_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/coef_in_conv.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/data_cnt_dn_stat.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/data_cnt_up.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/data_sel_dec.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/dat_mm_br
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/addr_cnt_dn.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/addr_cnt_dn_poly.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/addr_cnt_up.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/at_sink_mod.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/at_sink_mod_bin.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/at_sink_mod_par.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/at_src_mod.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/at_src_mod_par.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_block_sink_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_block_source_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_controller_pe_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_monitor_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_120.ocp
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_sink_model_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_source_from_monitor_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_avalon_streaming_source_model_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_delay_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fastaddsub_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fastadd_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fast_accumulator_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fifo_pfc_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_accumulator_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_adders_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_adder_tree_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_avalon_slave_write_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_coef_banks_fixed_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_data_memory_bank_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_dspblock_bank_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_dspblock_cascade_bank_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_lib_pkg_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_math_pkg_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_memory_simple_dual_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_memory_single_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_memory_true_dual_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_mult_bank_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_top_dec_half_sym_fir_120.ocp
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_top_dec_half_sym_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_top_dec_sym_add_cas_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_top_dec_sym_cas_fir_120.ocp
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_top_int_sym_fir_120.ocp
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_top_int_sym_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_top_sin_sym_fir_120.ocp
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_fir_top_sin_sym_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_lib_pkg_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_math_pkg_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_pfc_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_pipelined_adder_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_roundsat_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/auk_dspip_text_pkg_fir_120.vhd
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/coef_in_conv.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/data_cnt_dn_stat.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/data_cnt_up.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/data_sel_dec.v
2PSK01/DSPBuilder_two_psk_import/fir_compiler-library/dat_mm_br
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
