- HOLTEKxinpanxianxin HOLTEK单片机选型目录 HOLTEK单片机选型目录
- TMS320F2812SPWMcode TMS320F2812的SPWM原程序.实现了SPWM的输出
- Scope-Guide 示波器指南能够帮助我们很快的学习到示波器的使用技巧
- juchibo verilog实现输出锯齿波形
- 708q 俄罗斯方块 C 代码 很简单的一个入门级程序
- binaryproto2npy 将二进制形式的图片均值文件转换成python形式的一个工具(# "source" is the binary file converted by the command shell # "des" is the binary file with python format converted from "source")
文件名称:cpu
-
所属分类:
- 标签属性:
- 上传时间:2014-03-28
-
文件大小:3.46mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
16位CPU请认真书写上传资料的详细功能、包含内容说明(至少要20个字)。尽量不要让站长把时间都花费在为您-16-bit cpu
(系统自动生成,下载前可以参看下载内容)
下载文件列表
cpu/
cpu/cpu.qpf
cpu/cpu.qsf
cpu/cpu.qws
cpu/CPU.v
cpu/CPU.v.bak
cpu/cpu_nativelink_simulation.rpt
cpu/db/
cpu/db/cpu.(0).cnf.cdb
cpu/db/cpu.(0).cnf.hdb
cpu/db/cpu.asm.qmsg
cpu/db/cpu.asm.rdb
cpu/db/cpu.asm_labs.ddb
cpu/db/cpu.cbx.xml
cpu/db/cpu.cmp.bpm
cpu/db/cpu.cmp.cdb
cpu/db/cpu.cmp.hdb
cpu/db/cpu.cmp.idb
cpu/db/cpu.cmp.kpt
cpu/db/cpu.cmp.logdb
cpu/db/cpu.cmp.rdb
cpu/db/cpu.cmp_merge.kpt
cpu/db/cpu.cycloneive_io_sim_cache.31um_ff_1200mv_0c_fast.hsd
cpu/db/cpu.cycloneive_io_sim_cache.31um_ss_1200mv_0c_slow.hsd
cpu/db/cpu.cycloneive_io_sim_cache.31um_ss_1200mv_85c_slow.hsd
cpu/db/cpu.db_info
cpu/db/cpu.fit.qmsg
cpu/db/cpu.hier_info
cpu/db/cpu.hif
cpu/db/cpu.ipinfo
cpu/db/cpu.lpc.html
cpu/db/cpu.lpc.rdb
cpu/db/cpu.lpc.txt
cpu/db/cpu.map.ammdb
cpu/db/cpu.map.bpm
cpu/db/cpu.map.cdb
cpu/db/cpu.map.hdb
cpu/db/cpu.map.kpt
cpu/db/cpu.map.logdb
cpu/db/cpu.map.qmsg
cpu/db/cpu.map.rdb
cpu/db/cpu.map_bb.cdb
cpu/db/cpu.map_bb.hdb
cpu/db/cpu.map_bb.logdb
cpu/db/cpu.pplq.rdb
cpu/db/cpu.pre_map.hdb
cpu/db/cpu.pti_db_list.ddb
cpu/db/cpu.root_partition.map.reg_db.cdb
cpu/db/cpu.routing.rdb
cpu/db/cpu.rtlv.hdb
cpu/db/cpu.rtlv_sg.cdb
cpu/db/cpu.rtlv_sg_swap.cdb
cpu/db/cpu.sgdiff.cdb
cpu/db/cpu.sgdiff.hdb
cpu/db/cpu.sld_design_entry.sci
cpu/db/cpu.sld_design_entry_dsc.sci
cpu/db/cpu.smart_action.txt
cpu/db/cpu.smp_dump.txt
cpu/db/cpu.sta.qmsg
cpu/db/cpu.sta.rdb
cpu/db/cpu.sta_cmp.8_slow_1200mv_85c.tdb
cpu/db/cpu.syn_hier_info
cpu/db/cpu.tiscmp.fastest_slow_1200mv_0c.ddb
cpu/db/cpu.tiscmp.fastest_slow_1200mv_85c.ddb
cpu/db/cpu.tiscmp.fast_1200mv_0c.ddb
cpu/db/cpu.tiscmp.slow_1200mv_0c.ddb
cpu/db/cpu.tiscmp.slow_1200mv_85c.ddb
cpu/db/cpu.tis_db_list.ddb
cpu/db/cpu.vpr.ammdb
cpu/db/logic_util_heursitic.dat
cpu/db/prev_cmp_cpu.qmsg
cpu/decoder.v
cpu/incremental_db/
cpu/incremental_db/compiled_partitions/
cpu/incremental_db/compiled_partitions/cpu.db_info
cpu/incremental_db/compiled_partitions/cpu.root_partition.cmp.ammdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.cmp.cdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.cmp.dfp
cpu/incremental_db/compiled_partitions/cpu.root_partition.cmp.hdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.cmp.kpt
cpu/incremental_db/compiled_partitions/cpu.root_partition.cmp.logdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.cmp.rcfdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.map.cdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.map.dpi
cpu/incremental_db/compiled_partitions/cpu.root_partition.map.hbdb.cdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.map.hbdb.hb_info
cpu/incremental_db/compiled_partitions/cpu.root_partition.map.hbdb.hdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.map.hbdb.sig
cpu/incremental_db/compiled_partitions/cpu.root_partition.map.hdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.map.kpt
cpu/incremental_db/README
cpu/output_files/
cpu/output_files/cpu.asm.rpt
cpu/output_files/cpu.done
cpu/output_files/cpu.fit.rpt
cpu/output_files/cpu.fit.smsg
cpu/output_files/cpu.fit.summary
cpu/output_files/cpu.flow.rpt
cpu/output_files/cpu.jdi
cpu/output_files/cpu.map.rpt
cpu/output_files/cpu.map.smsg
cpu/output_files/cpu.map.summary
cpu/output_files/cpu.pin
cpu/output_files/cpu.sof
cpu/output_files/cpu.sta.rpt
cpu/output_files/cpu.sta.summary
cpu/ram.v
cpu/rom.v
cpu/simulation/
cpu/simulation/modelsim/
cpu/simulation/modelsim/cpu_run_msim_rtl_verilog.do
cpu/simulation/modelsim/modelsim.ini
cpu/simulation/modelsim/msim_transcript
cpu/simulation/modelsim/rtl_work/
cpu/simulation/modelsim/rtl_work/@c@p@u/
cpu/simulation/modelsim/rtl_work/@c@p@u/verilog.prw
cpu/simulation/modelsim/rtl_work/@c@p@u/verilog.psm
cpu/simulation/modelsim/rtl_work/@c@p@u/_primary.dat
cpu/simulation/modelsim/rtl_work/@c@p@u/_primary.dbs
cpu/simulation/modelsim/rtl_work/@c@p@u/_primary.vhd
cpu/simulation/modelsim/rtl_work/_info
cpu/simulation/modelsim/rtl_work/_temp/
cpu/simulation/modelsim/rtl_work/_vmake
cpu/cpu.qpf
cpu/cpu.qsf
cpu/cpu.qws
cpu/CPU.v
cpu/CPU.v.bak
cpu/cpu_nativelink_simulation.rpt
cpu/db/
cpu/db/cpu.(0).cnf.cdb
cpu/db/cpu.(0).cnf.hdb
cpu/db/cpu.asm.qmsg
cpu/db/cpu.asm.rdb
cpu/db/cpu.asm_labs.ddb
cpu/db/cpu.cbx.xml
cpu/db/cpu.cmp.bpm
cpu/db/cpu.cmp.cdb
cpu/db/cpu.cmp.hdb
cpu/db/cpu.cmp.idb
cpu/db/cpu.cmp.kpt
cpu/db/cpu.cmp.logdb
cpu/db/cpu.cmp.rdb
cpu/db/cpu.cmp_merge.kpt
cpu/db/cpu.cycloneive_io_sim_cache.31um_ff_1200mv_0c_fast.hsd
cpu/db/cpu.cycloneive_io_sim_cache.31um_ss_1200mv_0c_slow.hsd
cpu/db/cpu.cycloneive_io_sim_cache.31um_ss_1200mv_85c_slow.hsd
cpu/db/cpu.db_info
cpu/db/cpu.fit.qmsg
cpu/db/cpu.hier_info
cpu/db/cpu.hif
cpu/db/cpu.ipinfo
cpu/db/cpu.lpc.html
cpu/db/cpu.lpc.rdb
cpu/db/cpu.lpc.txt
cpu/db/cpu.map.ammdb
cpu/db/cpu.map.bpm
cpu/db/cpu.map.cdb
cpu/db/cpu.map.hdb
cpu/db/cpu.map.kpt
cpu/db/cpu.map.logdb
cpu/db/cpu.map.qmsg
cpu/db/cpu.map.rdb
cpu/db/cpu.map_bb.cdb
cpu/db/cpu.map_bb.hdb
cpu/db/cpu.map_bb.logdb
cpu/db/cpu.pplq.rdb
cpu/db/cpu.pre_map.hdb
cpu/db/cpu.pti_db_list.ddb
cpu/db/cpu.root_partition.map.reg_db.cdb
cpu/db/cpu.routing.rdb
cpu/db/cpu.rtlv.hdb
cpu/db/cpu.rtlv_sg.cdb
cpu/db/cpu.rtlv_sg_swap.cdb
cpu/db/cpu.sgdiff.cdb
cpu/db/cpu.sgdiff.hdb
cpu/db/cpu.sld_design_entry.sci
cpu/db/cpu.sld_design_entry_dsc.sci
cpu/db/cpu.smart_action.txt
cpu/db/cpu.smp_dump.txt
cpu/db/cpu.sta.qmsg
cpu/db/cpu.sta.rdb
cpu/db/cpu.sta_cmp.8_slow_1200mv_85c.tdb
cpu/db/cpu.syn_hier_info
cpu/db/cpu.tiscmp.fastest_slow_1200mv_0c.ddb
cpu/db/cpu.tiscmp.fastest_slow_1200mv_85c.ddb
cpu/db/cpu.tiscmp.fast_1200mv_0c.ddb
cpu/db/cpu.tiscmp.slow_1200mv_0c.ddb
cpu/db/cpu.tiscmp.slow_1200mv_85c.ddb
cpu/db/cpu.tis_db_list.ddb
cpu/db/cpu.vpr.ammdb
cpu/db/logic_util_heursitic.dat
cpu/db/prev_cmp_cpu.qmsg
cpu/decoder.v
cpu/incremental_db/
cpu/incremental_db/compiled_partitions/
cpu/incremental_db/compiled_partitions/cpu.db_info
cpu/incremental_db/compiled_partitions/cpu.root_partition.cmp.ammdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.cmp.cdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.cmp.dfp
cpu/incremental_db/compiled_partitions/cpu.root_partition.cmp.hdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.cmp.kpt
cpu/incremental_db/compiled_partitions/cpu.root_partition.cmp.logdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.cmp.rcfdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.map.cdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.map.dpi
cpu/incremental_db/compiled_partitions/cpu.root_partition.map.hbdb.cdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.map.hbdb.hb_info
cpu/incremental_db/compiled_partitions/cpu.root_partition.map.hbdb.hdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.map.hbdb.sig
cpu/incremental_db/compiled_partitions/cpu.root_partition.map.hdb
cpu/incremental_db/compiled_partitions/cpu.root_partition.map.kpt
cpu/incremental_db/README
cpu/output_files/
cpu/output_files/cpu.asm.rpt
cpu/output_files/cpu.done
cpu/output_files/cpu.fit.rpt
cpu/output_files/cpu.fit.smsg
cpu/output_files/cpu.fit.summary
cpu/output_files/cpu.flow.rpt
cpu/output_files/cpu.jdi
cpu/output_files/cpu.map.rpt
cpu/output_files/cpu.map.smsg
cpu/output_files/cpu.map.summary
cpu/output_files/cpu.pin
cpu/output_files/cpu.sof
cpu/output_files/cpu.sta.rpt
cpu/output_files/cpu.sta.summary
cpu/ram.v
cpu/rom.v
cpu/simulation/
cpu/simulation/modelsim/
cpu/simulation/modelsim/cpu_run_msim_rtl_verilog.do
cpu/simulation/modelsim/modelsim.ini
cpu/simulation/modelsim/msim_transcript
cpu/simulation/modelsim/rtl_work/
cpu/simulation/modelsim/rtl_work/@c@p@u/
cpu/simulation/modelsim/rtl_work/@c@p@u/verilog.prw
cpu/simulation/modelsim/rtl_work/@c@p@u/verilog.psm
cpu/simulation/modelsim/rtl_work/@c@p@u/_primary.dat
cpu/simulation/modelsim/rtl_work/@c@p@u/_primary.dbs
cpu/simulation/modelsim/rtl_work/@c@p@u/_primary.vhd
cpu/simulation/modelsim/rtl_work/_info
cpu/simulation/modelsim/rtl_work/_temp/
cpu/simulation/modelsim/rtl_work/_vmake
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
