CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:PCIe_Lab(ALTERA-V5PCIe)

  • 所属分类：
    VHDL-FPGA-Verilog
  • 标签属性：
    [VHDL] [源码]
  • 上传时间：
    2014-08-03
  • 文件大小：
    6.32mb
  • 已下载：
    1次
  • 提 供 者：
    微***
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

这一设计实例深入浅出，介绍怎样产生一个Qsys子系统。 您将产生一个含有以下组成的Qsys系统:在Cyclone IV GX收发器入门套件上,设计带嵌入式收发器的Gen1×1硬核IP的 PCI Express IP编译器。

-Qsys system: the Cyclone IV GX Transceiver Starter Kit, designed with embedded transceivers Gen1 × 1 hard IP PCI Express IP compiler.
(系统自动生成,下载前可以参看下载内容)

下载文件列表

PCIe_Lab/.qsys_edit/filters.xml
PCIe_Lab/.qsys_edit/preferences.xml
PCIe_Lab/altgx_reconfig.v
PCIe_Lab/c4gx_qsys/synthesis/c4gx_qsys.qip
PCIe_Lab/c4gx_qsys/synthesis/c4gx_qsys.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_avalon_mm_bridge.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_irq_clock_crosser.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_merlin_master_agent.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_merlin_master_translator.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_pci_express.sdc
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_reset_controller.sdc
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_reset_controller.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/altera_reset_synchronizer.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/altpcie_hip_pipen1b.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/altpcie_pipe_interface.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/altpcie_pll_100_250.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/altpcie_pll_125_250.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/altpcie_rs_serdes.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/byte_enable_generator.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_addr_router.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_addr_router_001.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_addr_router_002.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_cmd_xbar_demux.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_cmd_xbar_demux_001.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_cmd_xbar_demux_002.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_cmd_xbar_mux_003.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_cmd_xbar_mux_004.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_dma_0.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_id_router.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_id_router_001.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_id_router_003.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_id_router_004.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_irq_mapper.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_onchip_memory_0.hex
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_onchip_memory_0.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_pcie_hard_ip_0.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_pcie_hard_ip_0_addr_router.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_pcie_hard_ip_0_altgx_internal.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_pcie_hard_ip_0_cmd_xbar_demux.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_pcie_hard_ip_0_id_router.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_pcie_hard_ip_0_rsp_xbar_demux.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_pcie_hard_ip_0_rsp_xbar_mux.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_rsp_xbar_demux.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_rsp_xbar_demux_003.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_rsp_xbar_mux.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/c4gx_qsys_rsp_xbar_mux_002.sv
PCIe_Lab/c4gx_qsys/synthesis/submodules/csr_block.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/descriptor_buffers.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/dispatcher.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/fifo_with_byteenables.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/MM_to_ST_Adapter.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/pciexp64_trans.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/pciexp_dcram.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/read_burst_control.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/read_master.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/read_signal_breakout.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/response_block.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/ST_to_MM_Adapter.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/write_burst_control.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/write_master.v
PCIe_Lab/c4gx_qsys/synthesis/submodules/write_signal_breakout.v
PCIe_Lab/c4gx_qsys.bsf
PCIe_Lab/c4gx_qsys.html
PCIe_Lab/c4gx_qsys.qsys
PCIe_Lab/c4gx_qsys.sopcinfo
PCIe_Lab/incremental_db/compiled_partitions/top.db_info
PCIe_Lab/incremental_db/compiled_partitions/top.root_partition.cmp.cdb
PCIe_Lab/incremental_db/compiled_partitions/top.root_partition.cmp.dfp
PCIe_Lab/incremental_db/compiled_partitions/top.root_partition.cmp.hdb
PCIe_Lab/incremental_db/compiled_partitions/top.root_partition.cmp.kpt
PCIe_L

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com