文件名称:sha1_v01
-
所属分类：
- 标签属性：
- 上传时间：2014-10-17
-
文件大小：6.17kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
sha1_testbench.v
-- Testbench with vectors NIST FIPS 180-2
sha1_exec.v
-- Top level sha1 module
sha1_round.v
-- primitive sha1 round
dffhr.v
-- generic parameterizable D-flip flop library
Performance Analysis
Performance equation of core is
frequency in MHz * (512bits/block) / (81 rounds/block). The
cycle time is approximately 9.0ns for Xilinx xc2vp7-ff896-7
FPGA which results in 700 Mbps processing rate.
Note: This calculation ignores the effect of a partially full
last block
Finally, Padding, HMAC, and bus interface functionality is not
provided. These will vary with the particular system design.
The core size is about 800 Xilinx Virtex II FPGA Family Slices.
I welcome feedback on any aspects of this design.-sha1_testbench.v
-- Testbench with vectors NIST FIPS 180-2
sha1_exec.v
-- Top level sha1 module
sha1_round.v
-- primitive sha1 round
dffhr.v
-- generic parameterizable D-flip flop library
Performance Analysis
Performance equation of core is
frequency in MHz * (512bits/block) / (81 rounds/block). The
cycle time is approximately 9.0ns for Xilinx xc2vp7-ff896-7
FPGA which results in 700 Mbps processing rate.
Note: This calculation ignores the effect of a partially full
last block
Finally, Padding, HMAC, and bus interface functionality is not
provided. These will vary with the particular system design.
The core size is about 800 Xilinx Virtex II FPGA Family Slices.
I welcome feedback on any aspects of this design.
-- Testbench with vectors NIST FIPS 180-2
sha1_exec.v
-- Top level sha1 module
sha1_round.v
-- primitive sha1 round
dffhr.v
-- generic parameterizable D-flip flop library
Performance Analysis
Performance equation of core is
frequency in MHz * (512bits/block) / (81 rounds/block). The
cycle time is approximately 9.0ns for Xilinx xc2vp7-ff896-7
FPGA which results in 700 Mbps processing rate.
Note: This calculation ignores the effect of a partially full
last block
Finally, Padding, HMAC, and bus interface functionality is not
provided. These will vary with the particular system design.
The core size is about 800 Xilinx Virtex II FPGA Family Slices.
I welcome feedback on any aspects of this design.-sha1_testbench.v
-- Testbench with vectors NIST FIPS 180-2
sha1_exec.v
-- Top level sha1 module
sha1_round.v
-- primitive sha1 round
dffhr.v
-- generic parameterizable D-flip flop library
Performance Analysis
Performance equation of core is
frequency in MHz * (512bits/block) / (81 rounds/block). The
cycle time is approximately 9.0ns for Xilinx xc2vp7-ff896-7
FPGA which results in 700 Mbps processing rate.
Note: This calculation ignores the effect of a partially full
last block
Finally, Padding, HMAC, and bus interface functionality is not
provided. These will vary with the particular system design.
The core size is about 800 Xilinx Virtex II FPGA Family Slices.
I welcome feedback on any aspects of this design.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
sha1_readme_v01.txt
sha1_round.v
sha1_testbench.v
dffhr.v
sha1_exec.v
sha1_round.v
sha1_testbench.v
dffhr.v
sha1_exec.v
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者，仅为网络服务对象提供信息存储空间，仅对用户上载内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。