文件名称:VGA_CPLD
-
所属分类:
- 标签属性:
- 上传时间:2016-05-25
-
文件大小:350.73kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
基于CPLD的VGA显示设计,利用quarter软件完成功能。-VGA display based on the CPLD design, the use of quarter software to complete the function.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
VGA_CPLD/
VGA_CPLD/Com.v
VGA_CPLD/Com.v.bak
VGA_CPLD/db/
VGA_CPLD/db/logic_util_heursitic.dat
VGA_CPLD/db/prev_cmp_VGA_CPLD.asm.qmsg
VGA_CPLD/db/prev_cmp_VGA_CPLD.eda.qmsg
VGA_CPLD/db/prev_cmp_VGA_CPLD.fit.qmsg
VGA_CPLD/db/prev_cmp_VGA_CPLD.map.qmsg
VGA_CPLD/db/prev_cmp_VGA_CPLD.qmsg
VGA_CPLD/db/prev_cmp_VGA_CPLD.tan.qmsg
VGA_CPLD/db/VGA_CPLD.(0).cnf.cdb
VGA_CPLD/db/VGA_CPLD.(0).cnf.hdb
VGA_CPLD/db/VGA_CPLD.(1).cnf.cdb
VGA_CPLD/db/VGA_CPLD.(1).cnf.hdb
VGA_CPLD/db/VGA_CPLD.(2).cnf.cdb
VGA_CPLD/db/VGA_CPLD.(2).cnf.hdb
VGA_CPLD/db/VGA_CPLD.asm.qmsg
VGA_CPLD/db/VGA_CPLD.asm_labs.ddb
VGA_CPLD/db/VGA_CPLD.cbx.xml
VGA_CPLD/db/VGA_CPLD.cmp.cdb
VGA_CPLD/db/VGA_CPLD.cmp.hdb
VGA_CPLD/db/VGA_CPLD.cmp.kpt
VGA_CPLD/db/VGA_CPLD.cmp.logdb
VGA_CPLD/db/VGA_CPLD.cmp.rdb
VGA_CPLD/db/VGA_CPLD.cmp.tdb
VGA_CPLD/db/VGA_CPLD.cmp0.ddb
VGA_CPLD/db/VGA_CPLD.db_info
VGA_CPLD/db/VGA_CPLD.eco.cdb
VGA_CPLD/db/VGA_CPLD.eda.qmsg
VGA_CPLD/db/VGA_CPLD.fit.qmsg
VGA_CPLD/db/VGA_CPLD.hier_info
VGA_CPLD/db/VGA_CPLD.hif
VGA_CPLD/db/VGA_CPLD.lpc.html
VGA_CPLD/db/VGA_CPLD.lpc.rdb
VGA_CPLD/db/VGA_CPLD.lpc.txt
VGA_CPLD/db/VGA_CPLD.map.cdb
VGA_CPLD/db/VGA_CPLD.map.hdb
VGA_CPLD/db/VGA_CPLD.map.logdb
VGA_CPLD/db/VGA_CPLD.map.qmsg
VGA_CPLD/db/VGA_CPLD.pre_map.cdb
VGA_CPLD/db/VGA_CPLD.pre_map.hdb
VGA_CPLD/db/VGA_CPLD.rtlv.hdb
VGA_CPLD/db/VGA_CPLD.rtlv_sg.cdb
VGA_CPLD/db/VGA_CPLD.rtlv_sg_swap.cdb
VGA_CPLD/db/VGA_CPLD.sgdiff.cdb
VGA_CPLD/db/VGA_CPLD.sgdiff.hdb
VGA_CPLD/db/VGA_CPLD.sld_design_entry.sci
VGA_CPLD/db/VGA_CPLD.sld_design_entry_dsc.sci
VGA_CPLD/db/VGA_CPLD.syn_hier_info
VGA_CPLD/db/VGA_CPLD.tan.qmsg
VGA_CPLD/db/VGA_CPLD.tis_db_list.ddb
VGA_CPLD/db/VGA_CPLD.tmw_info
VGA_CPLD/db/VGA_CPLD_global_asgn_op.abo
VGA_CPLD/HV_crtl.v
VGA_CPLD/hv_crtl.v.bak
VGA_CPLD/HV_ctrl.v.bak
VGA_CPLD/incremental_db/
VGA_CPLD/incremental_db/compiled_partitions/
VGA_CPLD/incremental_db/compiled_partitions/VGA_CPLD.db_info
VGA_CPLD/incremental_db/compiled_partitions/VGA_CPLD.root_partition.map.kpt
VGA_CPLD/incremental_db/README
VGA_CPLD/output_files/
VGA_CPLD/output_files/stp1.stp
VGA_CPLD/output_files/VGA_CPLD.asm.rpt
VGA_CPLD/output_files/VGA_CPLD.cdf
VGA_CPLD/output_files/VGA_CPLD.done
VGA_CPLD/output_files/VGA_CPLD.eda.rpt
VGA_CPLD/output_files/VGA_CPLD.fit.rpt
VGA_CPLD/output_files/VGA_CPLD.fit.smsg
VGA_CPLD/output_files/VGA_CPLD.fit.summary
VGA_CPLD/output_files/VGA_CPLD.flow.rpt
VGA_CPLD/output_files/VGA_CPLD.jdi
VGA_CPLD/output_files/VGA_CPLD.map.rpt
VGA_CPLD/output_files/VGA_CPLD.map.smsg
VGA_CPLD/output_files/VGA_CPLD.map.summary
VGA_CPLD/output_files/VGA_CPLD.pin
VGA_CPLD/output_files/VGA_CPLD.pof
VGA_CPLD/output_files/VGA_CPLD.sta.rpt
VGA_CPLD/output_files/VGA_CPLD.sta.summary
VGA_CPLD/output_files/VGA_CPLD.tan.rpt
VGA_CPLD/output_files/VGA_CPLD.tan.summary
VGA_CPLD/simulation/
VGA_CPLD/simulation/modelsim/
VGA_CPLD/simulation/modelsim/modelsim.ini
VGA_CPLD/simulation/modelsim/msim_transcript
VGA_CPLD/simulation/modelsim/rtl_work/
VGA_CPLD/simulation/modelsim/rtl_work/com/
VGA_CPLD/simulation/modelsim/rtl_work/com/verilog.prw
VGA_CPLD/simulation/modelsim/rtl_work/com/verilog.psm
VGA_CPLD/simulation/modelsim/rtl_work/com/_primary.dat
VGA_CPLD/simulation/modelsim/rtl_work/com/_primary.dbs
VGA_CPLD/simulation/modelsim/rtl_work/com/_primary.vhd
VGA_CPLD/simulation/modelsim/rtl_work/_info
VGA_CPLD/simulation/modelsim/rtl_work/_temp/
VGA_CPLD/simulation/modelsim/rtl_work/_temp/vlogb0i0ga
VGA_CPLD/simulation/modelsim/rtl_work/_vmake
VGA_CPLD/simulation/modelsim/VGA_CPLD.sft
VGA_CPLD/simulation/modelsim/VGA_CPLD.vo
VGA_CPLD/simulation/modelsim/VGA_CPLD.vt
VGA_CPLD/simulation/modelsim/VGA_CPLD.vt.bak
VGA_CPLD/simulation/modelsim/VGA_CPLD_modelsim.xrf
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak1
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak10
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak2
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak3
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak4
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak5
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak6
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak7
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak8
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak9
VGA_CPLD/simulation/modelsim/VGA_CPLD_v.sdo
VGA_CPLD/VGA_CPLD.dpf
VGA_CPLD/VGA_CPLD.jdi
VGA_CPLD/VGA_CPLD.qpf
VGA_CPLD/VGA_CPLD.qsf
VGA_CPLD/VGA_CPLD.qws
VGA_CPLD/VGA_CPLD.sdc
VGA_CPLD/VGA_CPLD.v
VGA_CPLD/VGA_CPLD.v.bak
VGA_CPLD/VGA_CPLD_nativelink_simulation.rpt
VGA_CPLD/Com.v
VGA_CPLD/Com.v.bak
VGA_CPLD/db/
VGA_CPLD/db/logic_util_heursitic.dat
VGA_CPLD/db/prev_cmp_VGA_CPLD.asm.qmsg
VGA_CPLD/db/prev_cmp_VGA_CPLD.eda.qmsg
VGA_CPLD/db/prev_cmp_VGA_CPLD.fit.qmsg
VGA_CPLD/db/prev_cmp_VGA_CPLD.map.qmsg
VGA_CPLD/db/prev_cmp_VGA_CPLD.qmsg
VGA_CPLD/db/prev_cmp_VGA_CPLD.tan.qmsg
VGA_CPLD/db/VGA_CPLD.(0).cnf.cdb
VGA_CPLD/db/VGA_CPLD.(0).cnf.hdb
VGA_CPLD/db/VGA_CPLD.(1).cnf.cdb
VGA_CPLD/db/VGA_CPLD.(1).cnf.hdb
VGA_CPLD/db/VGA_CPLD.(2).cnf.cdb
VGA_CPLD/db/VGA_CPLD.(2).cnf.hdb
VGA_CPLD/db/VGA_CPLD.asm.qmsg
VGA_CPLD/db/VGA_CPLD.asm_labs.ddb
VGA_CPLD/db/VGA_CPLD.cbx.xml
VGA_CPLD/db/VGA_CPLD.cmp.cdb
VGA_CPLD/db/VGA_CPLD.cmp.hdb
VGA_CPLD/db/VGA_CPLD.cmp.kpt
VGA_CPLD/db/VGA_CPLD.cmp.logdb
VGA_CPLD/db/VGA_CPLD.cmp.rdb
VGA_CPLD/db/VGA_CPLD.cmp.tdb
VGA_CPLD/db/VGA_CPLD.cmp0.ddb
VGA_CPLD/db/VGA_CPLD.db_info
VGA_CPLD/db/VGA_CPLD.eco.cdb
VGA_CPLD/db/VGA_CPLD.eda.qmsg
VGA_CPLD/db/VGA_CPLD.fit.qmsg
VGA_CPLD/db/VGA_CPLD.hier_info
VGA_CPLD/db/VGA_CPLD.hif
VGA_CPLD/db/VGA_CPLD.lpc.html
VGA_CPLD/db/VGA_CPLD.lpc.rdb
VGA_CPLD/db/VGA_CPLD.lpc.txt
VGA_CPLD/db/VGA_CPLD.map.cdb
VGA_CPLD/db/VGA_CPLD.map.hdb
VGA_CPLD/db/VGA_CPLD.map.logdb
VGA_CPLD/db/VGA_CPLD.map.qmsg
VGA_CPLD/db/VGA_CPLD.pre_map.cdb
VGA_CPLD/db/VGA_CPLD.pre_map.hdb
VGA_CPLD/db/VGA_CPLD.rtlv.hdb
VGA_CPLD/db/VGA_CPLD.rtlv_sg.cdb
VGA_CPLD/db/VGA_CPLD.rtlv_sg_swap.cdb
VGA_CPLD/db/VGA_CPLD.sgdiff.cdb
VGA_CPLD/db/VGA_CPLD.sgdiff.hdb
VGA_CPLD/db/VGA_CPLD.sld_design_entry.sci
VGA_CPLD/db/VGA_CPLD.sld_design_entry_dsc.sci
VGA_CPLD/db/VGA_CPLD.syn_hier_info
VGA_CPLD/db/VGA_CPLD.tan.qmsg
VGA_CPLD/db/VGA_CPLD.tis_db_list.ddb
VGA_CPLD/db/VGA_CPLD.tmw_info
VGA_CPLD/db/VGA_CPLD_global_asgn_op.abo
VGA_CPLD/HV_crtl.v
VGA_CPLD/hv_crtl.v.bak
VGA_CPLD/HV_ctrl.v.bak
VGA_CPLD/incremental_db/
VGA_CPLD/incremental_db/compiled_partitions/
VGA_CPLD/incremental_db/compiled_partitions/VGA_CPLD.db_info
VGA_CPLD/incremental_db/compiled_partitions/VGA_CPLD.root_partition.map.kpt
VGA_CPLD/incremental_db/README
VGA_CPLD/output_files/
VGA_CPLD/output_files/stp1.stp
VGA_CPLD/output_files/VGA_CPLD.asm.rpt
VGA_CPLD/output_files/VGA_CPLD.cdf
VGA_CPLD/output_files/VGA_CPLD.done
VGA_CPLD/output_files/VGA_CPLD.eda.rpt
VGA_CPLD/output_files/VGA_CPLD.fit.rpt
VGA_CPLD/output_files/VGA_CPLD.fit.smsg
VGA_CPLD/output_files/VGA_CPLD.fit.summary
VGA_CPLD/output_files/VGA_CPLD.flow.rpt
VGA_CPLD/output_files/VGA_CPLD.jdi
VGA_CPLD/output_files/VGA_CPLD.map.rpt
VGA_CPLD/output_files/VGA_CPLD.map.smsg
VGA_CPLD/output_files/VGA_CPLD.map.summary
VGA_CPLD/output_files/VGA_CPLD.pin
VGA_CPLD/output_files/VGA_CPLD.pof
VGA_CPLD/output_files/VGA_CPLD.sta.rpt
VGA_CPLD/output_files/VGA_CPLD.sta.summary
VGA_CPLD/output_files/VGA_CPLD.tan.rpt
VGA_CPLD/output_files/VGA_CPLD.tan.summary
VGA_CPLD/simulation/
VGA_CPLD/simulation/modelsim/
VGA_CPLD/simulation/modelsim/modelsim.ini
VGA_CPLD/simulation/modelsim/msim_transcript
VGA_CPLD/simulation/modelsim/rtl_work/
VGA_CPLD/simulation/modelsim/rtl_work/com/
VGA_CPLD/simulation/modelsim/rtl_work/com/verilog.prw
VGA_CPLD/simulation/modelsim/rtl_work/com/verilog.psm
VGA_CPLD/simulation/modelsim/rtl_work/com/_primary.dat
VGA_CPLD/simulation/modelsim/rtl_work/com/_primary.dbs
VGA_CPLD/simulation/modelsim/rtl_work/com/_primary.vhd
VGA_CPLD/simulation/modelsim/rtl_work/_info
VGA_CPLD/simulation/modelsim/rtl_work/_temp/
VGA_CPLD/simulation/modelsim/rtl_work/_temp/vlogb0i0ga
VGA_CPLD/simulation/modelsim/rtl_work/_vmake
VGA_CPLD/simulation/modelsim/VGA_CPLD.sft
VGA_CPLD/simulation/modelsim/VGA_CPLD.vo
VGA_CPLD/simulation/modelsim/VGA_CPLD.vt
VGA_CPLD/simulation/modelsim/VGA_CPLD.vt.bak
VGA_CPLD/simulation/modelsim/VGA_CPLD_modelsim.xrf
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak1
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak10
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak2
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak3
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak4
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak5
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak6
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak7
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak8
VGA_CPLD/simulation/modelsim/VGA_CPLD_run_msim_rtl_verilog.do.bak9
VGA_CPLD/simulation/modelsim/VGA_CPLD_v.sdo
VGA_CPLD/VGA_CPLD.dpf
VGA_CPLD/VGA_CPLD.jdi
VGA_CPLD/VGA_CPLD.qpf
VGA_CPLD/VGA_CPLD.qsf
VGA_CPLD/VGA_CPLD.qws
VGA_CPLD/VGA_CPLD.sdc
VGA_CPLD/VGA_CPLD.v
VGA_CPLD/VGA_CPLD.v.bak
VGA_CPLD/VGA_CPLD_nativelink_simulation.rpt
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
