CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:AWGN_VerilogDesign-master

  • 所属分类：
    VHDL-FPGA-Verilog
  • 标签属性：
    [VHDL] [源码]
  • 上传时间：
    2016-12-06
  • 文件大小：
    866kb
  • 已下载：
    3次
  • 提 供 者：
    冰城杨****
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

加性高斯白噪声生成的VERILOG实现，包含所有的testbench文件。可直接使用-Additive white gaussian noise generated VERILOG realized, including all testbench files. Can be used directly
(系统自动生成,下载前可以参看下载内容)

下载文件列表

AWGN_VerilogDesign-master/
AWGN_VerilogDesign-master/AWGN.v
AWGN_VerilogDesign-master/AWGN_tb.v
AWGN_VerilogDesign-master/Ce.dat
AWGN_VerilogDesign-master/Cf.dat
AWGN_VerilogDesign-master/Cg.dat
AWGN_VerilogDesign-master/Concat.v
AWGN_VerilogDesign-master/Log.v
AWGN_VerilogDesign-master/Log_tb.v
AWGN_VerilogDesign-master/Log_test_in.dat
AWGN_VerilogDesign-master/Log_test_out.dat
AWGN_VerilogDesign-master/Mult.v
AWGN_VerilogDesign-master/Mult_tb.v
AWGN_VerilogDesign-master/Sincos.v
AWGN_VerilogDesign-master/Sincos_tb.v
AWGN_VerilogDesign-master/Sincos_test_in.dat
AWGN_VerilogDesign-master/Sincos_test_out1.dat
AWGN_VerilogDesign-master/Sincos_test_out2.dat
AWGN_VerilogDesign-master/Split.v
AWGN_VerilogDesign-master/Sqrt.v
AWGN_VerilogDesign-master/Sqrt_tb.v
AWGN_VerilogDesign-master/Sqrt_test_in.dat
AWGN_VerilogDesign-master/Sqrt_test_out.dat
AWGN_VerilogDesign-master/TWs_test_in.dat
AWGN_VerilogDesign-master/TWs_test_out.dat
AWGN_VerilogDesign-master/Tausworthe.v
AWGN_VerilogDesign-master/Tausworthe_tb.v
AWGN_VerilogDesign-master/mat_data_in1.dat
AWGN_VerilogDesign-master/mat_data_in2.dat
AWGN_VerilogDesign-master/mat_data_in3.dat
AWGN_VerilogDesign-master/mat_data_in4.dat
AWGN_VerilogDesign-master/mat_data_in5.dat
AWGN_VerilogDesign-master/mat_data_in6.dat
AWGN_VerilogDesign-master/mat_data_out1.dat
AWGN_VerilogDesign-master/mat_data_out2.dat
AWGN_VerilogDesign-master/mat_test_out.dat
AWGN_VerilogDesign-master/mult_test_in1.dat
AWGN_VerilogDesign-master/mult_test_in2.dat
AWGN_VerilogDesign-master/mult_test_out.dat
AWGN_VerilogDesign-master/new_urng.mat
AWGN_VerilogDesign-master/verilog_data_out.dat
AWGN_VerilogDesign-master/work/
AWGN_VerilogDesign-master/work/@a@w@g@n/
AWGN_VerilogDesign-master/work/@a@w@g@n/_primary.dat
AWGN_VerilogDesign-master/work/@a@w@g@n/_primary.dbs
AWGN_VerilogDesign-master/work/@a@w@g@n/_primary.vhd
AWGN_VerilogDesign-master/work/@a@w@g@n_tb/
AWGN_VerilogDesign-master/work/@a@w@g@n_tb/_primary.dat
AWGN_VerilogDesign-master/work/@a@w@g@n_tb/_primary.dbs
AWGN_VerilogDesign-master/work/@a@w@g@n_tb/_primary.vhd
AWGN_VerilogDesign-master/work/@concat/
AWGN_VerilogDesign-master/work/@concat/_primary.dat
AWGN_VerilogDesign-master/work/@concat/_primary.dbs
AWGN_VerilogDesign-master/work/@concat/_primary.vhd
AWGN_VerilogDesign-master/work/@log/
AWGN_VerilogDesign-master/work/@log/_primary.dat
AWGN_VerilogDesign-master/work/@log/_primary.dbs
AWGN_VerilogDesign-master/work/@log/_primary.vhd
AWGN_VerilogDesign-master/work/@log_tb/
AWGN_VerilogDesign-master/work/@log_tb/_primary.dat
AWGN_VerilogDesign-master/work/@log_tb/_primary.dbs
AWGN_VerilogDesign-master/work/@log_tb/_primary.vhd
AWGN_VerilogDesign-master/work/@mult/
AWGN_VerilogDesign-master/work/@mult/_primary.dat
AWGN_VerilogDesign-master/work/@mult/_primary.dbs
AWGN_VerilogDesign-master/work/@mult/_primary.vhd
AWGN_VerilogDesign-master/work/@mult_tb/
AWGN_VerilogDesign-master/work/@mult_tb/_primary.dat
AWGN_VerilogDesign-master/work/@mult_tb/_primary.dbs
AWGN_VerilogDesign-master/work/@mult_tb/_primary.vhd
AWGN_VerilogDesign-master/work/@sincos/
AWGN_VerilogDesign-master/work/@sincos/_primary.dat
AWGN_VerilogDesign-master/work/@sincos/_primary.dbs
AWGN_VerilogDesign-master/work/@sincos/_primary.vhd
AWGN_VerilogDesign-master/work/@sincos_tb/
AWGN_VerilogDesign-master/work/@sincos_tb/_primary.dat
AWGN_VerilogDesign-master/work/@sincos_tb/_primary.dbs
AWGN_VerilogDesign-master/work/@sincos_tb/_primary.vhd
AWGN_VerilogDesign-master/work/@split/
AWGN_VerilogDesign-master/work/@split/_primary.dat
AWGN_VerilogDesign-master/work/@split/_primary.dbs
AWGN_VerilogDesign-master/work/@split/_primary.vhd
AWGN_VerilogDesign-master/work/@sqrt/
AWGN_VerilogDesign-master/work/@sqrt/_primary.dat
AWGN_VerilogDesign-master/work/@sqrt/_primary.dbs
AWGN_VerilogDesign-master/work/@sqrt/_primary.vhd
AWGN_VerilogDesign-master/work/@sqrt_tb/
AWGN_VerilogDesign-master/work/@sqrt_tb/_primary.dat
AWGN_VerilogDesign-master/work/@sqrt_tb/_primary.dbs
AWGN_VerilogDesign-master/work/@sqrt_tb/_primary.vhd
AWGN_VerilogDesign-master/work/@tausworthe/
AWGN_VerilogDesign-master/work/@tausworthe/_primary.dat
AWGN_VerilogDesign-master/work/@tausworthe/_primary.dbs
AWGN_VerilogDesign-master/work/@tausworthe/_primary.vhd
AWGN_VerilogDesign-master/work/@tausworthe_tb/
AWGN_VerilogDesign-master/work/@tausworthe_tb/_primary.dat
AWGN_VerilogDesign-master/work/@tausworthe_tb/_primary.dbs
AWGN_VerilogDesign-master/work/@tausworthe_tb/_primary.vhd
AWGN_VerilogDesign-master/work/_info
AWGN_VerilogDesign-master/work/_vmake

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com