spi/data_src.v
spi/data_src.v.bak
spi/db/logic_util_heursitic.dat
spi/db/pll_8_50M_altpll.v
spi/db/prev_cmp_STM32_FPGA_SPI.qmsg
spi/db/STM32_FPGA_SPI.(0).cnf.cdb
spi/db/STM32_FPGA_SPI.(0).cnf.hdb
spi/db/STM32_FPGA_SPI.(1).cnf.cdb
spi/db/STM32_FPGA_SPI.(1).cnf.hdb
spi/db/STM32_FPGA_SPI.(2).cnf.cdb
spi/db/STM32_FPGA_SPI.(2).cnf.hdb
spi/db/STM32_FPGA_SPI.(3).cnf.cdb
spi/db/STM32_FPGA_SPI.(3).cnf.hdb
spi/db/STM32_FPGA_SPI.(4).cnf.cdb
spi/db/STM32_FPGA_SPI.(4).cnf.hdb
spi/db/STM32_FPGA_SPI.(5).cnf.cdb
spi/db/STM32_FPGA_SPI.(5).cnf.hdb
spi/db/STM32_FPGA_SPI.amm.cdb
spi/db/STM32_FPGA_SPI.asm.qmsg
spi/db/STM32_FPGA_SPI.asm.rdb
spi/db/STM32_FPGA_SPI.cbx.xml
spi/db/STM32_FPGA_SPI.cmp.bpm
spi/db/STM32_FPGA_SPI.cmp.cbp
spi/db/STM32_FPGA_SPI.cmp.cdb
spi/db/STM32_FPGA_SPI.cmp.hdb
spi/db/STM32_FPGA_SPI.cmp.kpt
spi/db/STM32_FPGA_SPI.cmp.logdb
spi/db/STM32_FPGA_SPI.cmp.rdb
spi/db/STM32_FPGA_SPI.cmp.tdb
spi/db/STM32_FPGA_SPI.cmp0.ddb
spi/db/STM32_FPGA_SPI.cmp_merge.kpt
spi/db/STM32_FPGA_SPI.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
spi/db/STM32_FPGA_SPI.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
spi/db/STM32_FPGA_SPI.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
spi/db/STM32_FPGA_SPI.db_info
spi/db/STM32_FPGA_SPI.eda.qmsg
spi/db/STM32_FPGA_SPI.fit.qmsg
spi/db/STM32_FPGA_SPI.hier_info
spi/db/STM32_FPGA_SPI.hif
spi/db/STM32_FPGA_SPI.idb.cdb
spi/db/STM32_FPGA_SPI.lpc.html
spi/db/STM32_FPGA_SPI.lpc.rdb
spi/db/STM32_FPGA_SPI.lpc.txt
spi/db/STM32_FPGA_SPI.map.bpm
spi/db/STM32_FPGA_SPI.map.cbp
spi/db/STM32_FPGA_SPI.map.cdb
spi/db/STM32_FPGA_SPI.map.hdb
spi/db/STM32_FPGA_SPI.map.kpt
spi/db/STM32_FPGA_SPI.map.logdb
spi/db/STM32_FPGA_SPI.map.qmsg
spi/db/STM32_FPGA_SPI.map_bb.cdb
spi/db/STM32_FPGA_SPI.map_bb.hdb
spi/db/STM32_FPGA_SPI.map_bb.logdb
spi/db/STM32_FPGA_SPI.pre_map.cdb
spi/db/STM32_FPGA_SPI.pre_map.hdb
spi/db/STM32_FPGA_SPI.rpp.qmsg
spi/db/STM32_FPGA_SPI.rtlv.hdb
spi/db/STM32_FPGA_SPI.rtlv_sg.cdb
spi/db/STM32_FPGA_SPI.rtlv_sg_swap.cdb
spi/db/STM32_FPGA_SPI.sgate.rvd
spi/db/STM32_FPGA_SPI.sgate_sm.rvd
spi/db/STM32_FPGA_SPI.sgdiff.cdb
spi/db/STM32_FPGA_SPI.sgdiff.hdb
spi/db/STM32_FPGA_SPI.sld_design_entry.sci
spi/db/STM32_FPGA_SPI.sld_design_entry_dsc.sci
spi/db/STM32_FPGA_SPI.smart_action.txt
spi/db/STM32_FPGA_SPI.smp_dump.txt
spi/db/STM32_FPGA_SPI.sta.qmsg
spi/db/STM32_FPGA_SPI.sta.rdb
spi/db/STM32_FPGA_SPI.syn_hier_info
spi/db/STM32_FPGA_SPI.tan.qmsg
spi/db/STM32_FPGA_SPI.tiscmp.fastest_slow_1200mv_0c.ddb
spi/db/STM32_FPGA_SPI.tiscmp.fastest_slow_1200mv_85c.ddb
spi/db/STM32_FPGA_SPI.tis_db_list.ddb
spi/db/STM32_FPGA_SPI.tmw_info
spi/greybox_tmp/cbx_args.txt
spi/incremental_db/compiled_partitions/STM32_FPGA_SPI.db_info
spi/incremental_db/compiled_partitions/STM32_FPGA_SPI.root_partition.cmp.cdb
spi/incremental_db/compiled_partitions/STM32_FPGA_SPI.root_partition.cmp.dfp
spi/incremental_db/compiled_partitions/STM32_FPGA_SPI.root_partition.cmp.hdb
spi/incremental_db/compiled_partitions/STM32_FPGA_SPI.root_partition.cmp.kpt
spi/incremental_db/compiled_partitions/STM32_FPGA_SPI.root_partition.cmp.logdb
spi/incremental_db/compiled_partitions/STM32_FPGA_SPI.root_partition.cmp.rcfdb
spi/incremental_db/compiled_partitions/STM32_FPGA_SPI.root_partition.cmp.re.rcfdb
spi/incremental_db/compiled_partitions/STM32_FPGA_SPI.root_partition.hbdb.cdb
spi/incremental_db/compiled_partitions/STM32_FPGA_SPI.root_partition.map.cdb
spi/incremental_db/compiled_partitions/STM32_FPGA_SPI.root_partition.map.dpi
spi/incremental_db/compiled_partitions/STM32_FPGA_SPI.root_partition.map.hdb
spi/incremental_db/compiled_partitions/STM32_FPGA_SPI.root_partition.map.kpt
spi/incremental_db/README
spi/output_file.map
spi/PLLJ_PLLSPE_INFO.txt
spi/pll_50M.ppf
spi/pll_50M.qip
spi/pll_50M.v
spi/pll_50M_bb.v
spi/pll_50M_inst.v
spi/pll_clk.v
spi/pll_clk.v.bak
spi/simulation/modelsim/modelsim.ini
spi/simulation/modelsim/msim_transcript
spi/simulation/modelsim/rtl_work/@s@t@m32_@f@p@g@a_@s@p@i/verilog.prw
spi/simulation/modelsim/rtl_work/@s@t@m32_@f@p@g@a_@s@p@i/verilog.psm
spi/simulation/modelsim/rtl_work/@s@t@m32_@f@p@g@a_@s@p@i/_primary.dat
spi/simulation/modelsim/rtl_work/@s@t@m32_@f@p@g@a_@s@p@i/_primary.dbs
spi/simulation/modelsim/rtl_work/@s@t@m32_@f@p@g@a_@s@p@i/_primary.vhd
spi/simulation/modelsim/rtl_work/@s@t@m32_@f@p@g@a_@s@p@i_vlg_tst/verilog.prw
spi/simulation/modelsim/rtl_work/@s@t@m32_@f@p@g@a_@s@p@i_vlg_tst/verilog.psm
spi/simulation/modelsim/rtl_work/@s@t@m32_@f@p@g@a_@s@p@i_vlg_tst/_primary.dat
spi/simulation/modelsim/rtl_work/@s@t@m32_@f@p@g@a_@s@p@i_vlg_tst/_primary.dbs
spi/simulation/modelsim/rtl_work/@s@t@m32_@f@p@g@a_@s@p@i_vlg_tst/_primary.vhd
spi/simulation/modelsim/rtl_work/_info
spi/simulation/modelsim/rtl_work/_vmake
spi/simulation/modelsim/STM32_FPGA_SPI.sft
spi/simulation/modelsim/STM32_FPGA_SPI.v
spi/simulation/modelsim/STM32_FPGA_SPI.v.bak
spi/simulation/modelsim/STM32_FPGA_SPI.vo
spi/simulation/modelsim/STM32_FPGA_SPI_8_1200mv_0c_slow.vo
spi/simulation/modelsim/STM32_FPGA_SPI_8_1200mv_0c_v_slow.sdo
spi/simulation/modelsim/STM32_FPGA_SPI_8_1200mv_85c_slow.vo
spi/simulation/modelsim/STM32_FPGA_SPI_8_1200mv_85c_v_slow.sdo
spi/simulati