CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:S3E_Ethernet

  • 所属分类：
    VHDL-FPGA-Verilog
  • 标签属性：
    [VHDL] [源码]
  • 上传时间：
    2012-11-16
  • 文件大小：
    1.58mb
  • 已下载：
    0次
  • 提 供 者：
    a*****
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
电信下载 联通下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

acces to send the data on the internet
(系统自动生成,下载前可以参看下载内容)

下载文件列表

S3E_Ethernet/board_files/
S3E_Ethernet/board_files/ddr_sdram/
S3E_Ethernet/board_files/ddr_sdram/folder_details.txt
S3E_Ethernet/board_files/ddr_sdram/verilog/
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/datasheet.txt
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/design_testing.txt
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/par/
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/par/create_ise.bat
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/par/icon_coregen.xco
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/par/ila_coregen.xco
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/par/ise_flow.bat
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/par/ise_run.txt
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/par/mem_interface_top.ut
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/par/readme.txt
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/par/set_ise_prop.txt
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/par/vlog_bl2cl25.bit
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/par/vlog_bl2cl25.ucf
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/sim/
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/sim/ddr_model.v
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/sim/ddr_model_parameters.vh
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/sim/glbl.v
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/sim/sim.do
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/sim/sim_tb_top.v
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/synth/
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/synth/mem_interface_top_synp.sdc
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/synth/script_synp.tcl
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/synth/vlog_bl2cl25.lso
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/synth/vlog_bl2cl25.prj
S3E_Ethernet/board_files/ddr_sdram/verilog/vlog_bl2cl25/example_design/vlog_bl2cl25.cpj
S3E_Ethernet/board_files/ddr_sdram/vhdl/
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/datasheet.txt
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/design_testing.txt
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/par/
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/par/create_ise.bat
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/par/icon_coregen.xco
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/par/ila_coregen.xco
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/par/ise_flow.bat
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/par/ise_run.txt
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/par/mem_interface_top.ut
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/par/readme.txt
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/par/set_ise_prop.txt
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/par/vhdl_bl4cl2.bit
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/par/vhdl_bl4cl2.ucf
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/rtl/
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/rtl/vhdl_bl4cl2.vhd
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/rtl/vhdl_bl4cl2_addr_gen_0.vhd
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/rtl/vhdl_bl4cl2_cal_ctl_0.vhd
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/rtl/vhdl_bl4cl2_cal_top.vhd
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/rtl/vhdl_bl4cl2_clk_dcm.vhd
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/rtl/vhdl_bl4cl2_cmd_fsm_0.vhd
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/rtl/vhdl_bl4cl2_cmp_data_0.vhd
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/rtl/vhdl_bl4cl2_controller_0.vhd
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/rtl/vhdl_bl4cl2_controller_iobs_0.vhd
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/rtl/vhdl_bl4cl2_data_gen_0.vhd
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/rtl/vhdl_bl4cl2_data_path_0.vhd
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/rtl/vhdl_bl4cl2_data_path_iobs_0.vhd
S3E_Ethernet/board_files/ddr_sdram/vhdl/vhdl_bl4cl2/example_design/rtl/vhdl_bl4cl2_data_read_0.vhd

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com

浏览历史记录

关闭