搜索资源列表
CIC_deci4.rar
- cic抽取滤波器ip核,用于射频采样数字下变频模块的核心数字信号处理部分.此ip核已经过ise10.2验证,CIC decimation by 4 filter,used in Direct RF sampling of GPS signal. the core dsp block in a frondend design
AteralIP.rar
- Altera IP核8B10B编码器的完整设计流程包括Altera IP的定制、仿真和实现的全过程,Altera IP core of the integrity of the 8B10B encoder design process, including the Altera IP customization, simulation and realization of the whole process of
BFD.rar
- 针对SOC测试环优化的BFD算法源代码。得到各个IP核在不同TAM宽度下的测试时间。,BFD Algorithm source code based SOC wrapper optimization
sdramcontroller.rar
- 最完整的SDRAM控制IP核,包括源代码,仿真文件,以及IP核描述文件,包你用得上,SDRAM control of the most complete IP core, including source code, simulation, as well as IP core descr iption files, it can be helpful
DDS.rar
- 实现函数波形发生器的功能,内有用自己编的源代码实现的,也有用quartus的IP核实现的。,The realization of the function waveform generator function, useful for their own realization of the source code, it also uses the IP core quartus achieved.
altera_up_avalon_sd_card_inter
- 基于VHDL的SD卡IP核,Altera公司推出的大学计划!最新版本9.0,VHDL-based IP core of the SD card, Altera' s university program launched! The latest version 9.0
sd_card
- 面向altera公司的大学计划sd-card ip核,检测sd卡是否插入卡槽中。-Altera company s University Program for sd-card ip core, testing sd card is inserted into the card slot
ISE_lab17
- 本实验使用 XILINX 提供的IP 核,并例化该IP 核来实现正弦信号发生器的功能。由于 ISE 中有DDS(Direct Digital Synthesizer 5.0)IP 核,因此只需要编写一个顶层文件来调用 Core Generator 生成的IP 即可。-This study provides the IP core using the XILINX, and cases of the IP core to achieve the sinusoidal signal gene
ram_fifo_ram
- 程序实现了在FPGA内部开辟RAM+FIFO+RAM的IP核进行数据之间的调试。方便需要用到的童鞋进行参考。已通过modelsim调试-Implemented within the FPGA program to open up RAM+ FIFO+ RAM for data between the IP core debugging. Need to use the shoes for easy reference. Has passed debug modelsim
CAN_IP.rar
- 这是CAN总线控制器的IP核,源码是由Verilog HDL编写的。其硬件结构与SJA1000类似,满足CAN2.0B协议。,This is a IP core of the CAN bus controller written by the Verilog HDL. whose structure is similar with SJA1000,supporting the protocol of CAN2.0B.
i2c_ip.zip
- I2C的ip核,Verilog实现,可以直接用在你的项目中。I2C是一种简单实用的通讯协议。,I2C' s ip nuclear, Verilog realization, you can directly use in your projects. I2C is a simple and practical protocol.
DDR-SDRAM_IP_core
- DDR-SDRAM接口模块verilog源代码,可用作IP核使用,已在FPGA上验证-DDR-SDRAM interface module verilog source code, can be used as IP cores to use, proven
USB_Verilog_IP
- USB IP核VHDL源码(使用VHDL实现的USB IP core)-USB IP core VHDL source
xsp605_ilinx_mig_ipcore
- 赛林思开发板sp605的内存管理单元的ip核调试通过-SP605 IP core mig
oc_i2c_master.rar
- I2C core,经过验证可以在SOPC上运行的IP核,I2C core, verified SOPC can run on IP nuclear
AlterMCU8051IP
- 8051IP核 FPGA ALTER公司-8051IP-core FPGA
HDLC
- verilog HDL语言编写的HDLC协议的IP核,包括通讯控制及CRC。-written in verilog HDL HDLC protocol IP core, including communications control and CRC.
8051ip
- fpga 51核,这个是我老师写的,现在就是输入输出io是分别定义的,希望能给大家提供一点帮助!-fpga 51 nuclear, this is written by my teacher, this is the input and output, respectively, the definition of io is the hope that we can provide a little help!
SRAM_16Bit_512K_0
- SRAM的ip核,niosii,avalon总线的-SRAM' s ip nuclear, niosii, avalon bus
altera_up_avalon_sram
- 基于Avalon的SDRAM控制器IP核-Avalon SRAM Controller