搜索资源列表
VHDL_Testbench
- Altera官方的VHDL_Testbench教程,想学怎么写Testbench的话,强烈建议看一看。(英文的文档,不过都不难。耐心看完吧!)-Altera official VHDL_Testbench tutorial, want to learn how to write Testbench, then strongly recommended that a look. (English document, but are not difficult. The patience to re
mp3decoder
- verilog实现mp3解码程序,包括testbench-mp3 decoder verilog implementation procedures, including the testbench
verilog_sdram_controller_testbench
- SDRAM 控制器 ,Verilog版本的,带有完整的SDRAM 仿真模型,testbench等,能够实际使用,并且利于学习-The SDRAM controller is designed for the Virtex V300bg432-6. It s simulated with Micron SDRAM models. The design is verified with backannotated simulation at 125MHz
Camera_Interface_Verilog
- 该源代码包是基于片上系统的摄像头接口的Verilog语言程序,它包括以下5部分:RTL源代码,测试平台,软件仿真C代码,FPGA综合时的sdc和ucf文件,说明文档。-This source code package is the camera interface module based on the SoC use Verilog language. It has the following 5 parts: RTL code, testbench, software simulating
spi_verilog
- SPI协议Verilog HDL程序,内含testbench 文件
vga
- VGA驱动及显示程序,用Verilog编写代码实现VGA的驱动和显示,并且提供了测试程序Testbench通过测试能得到正确的时序波形。-the source code for driving VGA and displaying the images,the testbench was offered.
Chapter6-9
- 第六章到第九章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例
VERILOG-jpeg
- 用Verilog语言在FPGA上实现JPEG图片的解码,附带testbench-With the Verilog language in the FPGA to achieve JPEG image decoding, with testbench
ads1278
- AD1278的接口程序,Verilog的。包含TESTBENCH,仿真通过。尚未在硬件上调试。-the interface between fpga and ad1278,contain testbench.
counter60
- Verilog语言编写的模60计数器和testbench-Verilog language model 60 counters and testbench
m73a_nand_model
- Micron公司m73a系列nand flash仿真模型及测试文件-micron m73a series nand flash simulation model and testbench
VCchuankou
- verilog ADPLL file with testbench
Flash_ctrl_vhdl_tb
- VHDL编写的flash控制器源代码.包含testbench。-Prepared by flash controller VHDL source code. Contains testbench.
Full_Adder
- 內含fulladder結構檔,電路檔,測試檔(testbench)以及執行檔(.do)-Fulladder file containing the structure, the circuit file, test file (testbench), as well as executable file (. Do)
xapp199(E)
- vhdl的testbench编写的文档,英文版的,可以看懂-VHDL Testbench for the preparation of documents, in English, you can understand
32bit_RISC_CPU
- 32 risc cpu的参考设计,内涵完整的testbench-32 risc cpu s reference design, the connotation of complete Testbench
fifos
- 通用的fifo设计,带有testbench,和design_flow-Fifo generic design, with a testbench, and design_flow
gen_tb
- 用于verlilog自动产生testbench的脚本 用法:gen_tb <yourfilename>-Testbench for verlilog automatically generated scr ipt usage: gen_tb <yourfilename>
AVR_Core.tar
- vhdl语言编写的AVR单片机IP核,里面有testbench和说明文档。-VHDL language AVR Single Chip IP core, there are Testbench and documentation.
FinalCodelast
- last cordic for immplemantaion of cordic with vhdl language it has testbench