搜索资源列表
SRC
- 流水线CPU的verilog实现,包含id,if,ex,mem等部分的源码-an implementation of Pipelined CPU in verilog
fifo_pipeline_booth_multiplier
- fifo_pipeline_modified_booth_multiplier一个使用FIFO的Booth乘法器,并且使用了流水线描述方式,本程序给予verilog 语言-fifo_pipeline_modified_booth_multiplier, a booth multiplier using pipeline technology in verilog HDL language
pipeline_lut_multiplier
- pipeline_lut_multiplier, 一个使用查找表实现的流水线乘法器,本程序使用verilog HDL language 语言编写-pipeline_lut_multiplier ,a multiplier based on look up tablets ,and it is programing in verilog language
pipeline_streamlined_divider
- pipeline_streamlined_divider, 一个流水线的除法器,使用Verilog HDL语言编写-pipeline_streamlined_divider, a divider using pipeline technology in verilog HDL language
ppv2
- pipeline流水线用MIPS实现,用的是verilog。解决流水线的各种冲突。-pipeline pipeline with MIPS implementation, using verilog. Resolve conflicts pipeline.
pipe_mul
- 移位加乘法器的实现;移位加乘法器的流水线结构的实现。代码清晰明了。-multiply verilog RTL;pipelin multiply verilog RTL;good coding stytle
Cordic-arithmetic-pipeline
- FPGA实现基于Cordic算法的流水线结构设计,相关verilog语言代码-FPGA to realize the Cordic code
cordic
- verilog编写的数字信号发生器NCO用CORDIC方法实现产生sin cos信号,流水线结构,简单实用。-verilog prepared by the digital signal generator NCO using CORDIC method implementation generate sin cos signal, pipelined architecture, simple and practical。
liushui
- 本程序实现流水线功能,您可根据自己需要更改参数,试用芯片xilinx,用verilog语言编写-This program implements the pipeline, you may be required to change the parameters according to their own try xilinx chip with verilog language
pipline_lms_and_rls_verilog
- 流水线LMS,和RLS算法的Verilog代码,用于自适应信号处理的FPGA实现。-The Verilog code about fir_pipline_lms and fir_rls. They commonly used in adaptive signal processing in FPGA platform.
mips
- Verilog语言开发的基于mips指令集的流水线cpu,只支持部分指令-Verilog language-based development pipeline cpu mips instruction set support only part of the instruction
IDCT
- HEVC是正在研发的新一代视频编码标准。 本文面向HDTV应用,设计兼容HEVC标准的两位整数IDCT电路, 通过对IDCT的特点进行分析,完成了电路的架构设计, 采用较为节省面积的做法和流水线结构,并进行VerilogHDL代码设计-High Efficiency Video Coding(HEVC) is the currently developing video standard. In this article, a novel pipelined 2-D IDCT architect
mips
- 基于mips架构的五级流水线硬件实现。使用verilog-Based on the five-stage pipeline hardware architecture mips
32bit_add_exercise
- 32位全加器,另有一个采用流水线的版本,是基于verilog语言的,很实用,希望对大家有所帮助-32-bit full adder, while a pipelined version,code is based on verilog language, it is practical, we hope to help
pcpu_handle_mem
- Verilog实现五级流水线CPU,hazard以及时序功能已经实现。-Realize five-stage pipeline CPU
PipelineCPU
- 一个用Verilog HDL语言所写的32位MIPS指令系统流水线CPU,含代码工程文件和相关设计说明文档,比较详细。-verilog HDL, 32 MIPS pipeline CPU
pipeline_adder
- 用于快速计算32位加法,共分5级锁存器,4个8位加法器(pipeline_adder it helps you to add 32 bits swiftly if you need more information,may call me by the website account,it's really helpful)
add_2p
- 用于FPGA的加法器实现程序,采用Verilog语言编写,使用了两级流水线方法(Adder implementation program for FPGA)
add_3p
- 用于FPGA的加法器实现程序,采用Verilog语言编写,使用三级流水线方法(Adder implementation program for FPGA)
北航MIPS多周期
- 多周期流水线处理器的verilog实现。(The Verilog implementation of a multi cycle pipelined processor.)