当前位置:
首页 资源下载
搜索资源 - verilog of encoder
搜索资源列表
-
0下载:
encode.v The encoder
syndrome.v Syndrome generator in decoder
berlekamp.v Berlekamp algorithm in decoder
chien-search.v Chien search and Forney algorithm in decoder
decode.v The top module of the decoder
inverse.v Computes multiplic
-
-
0下载:
朋友,我是Jawen.看到先前上载的一套CPLD开发板的VHDL源码挺受欢迎的,现在就将她的Verilog源码也一并贡献给大家:8位优先编码器,乘法器,多路选择器,二进制转BCD码,加法器,减法器,简单状态机,四位比较器,7段数码管,i2c总线,lcd液晶显示,拨码开关,串口,蜂鸣器,矩阵键盘,跑马灯,交通灯,数字时钟-friends, I Jawen. previously seen on the set of CPLD Development Board VHDL source code q
-
-
0下载:
此源代码是基于Verilog语言的“与-或-非”门电路 、用 case语句描述的 4 选 1 数据选择器、同步置数、同步清零的计数器 、用 always 过程语句描述的简单算术逻辑单元、用 begin-end 串行块产生信号波形 ,有广泛的应用,比如编码器领域。-This source code is based on the Verilog language, " and- or- not" gate, with the case statement described in
-
-
0下载:
此源代码是基于Verilog语言的七人投票表决器 、2 个 8 位数相乘 、8 位二进制数的乘法 、同一循环的不同实现方式、使用了`include 语句的 16 位加法器 、条件编译、加法计数器中的进程、任务、测试、函数、用函数和 case语句描述的编码器、阶乘运算函数、测试程序 、顺序执行、并行执行,特别是七人投票表决器,这是我目前发现的最优的用硬件描述的源代码。-The Verilog language source code is based on the seven-vote, and
-
-
0下载:
用Verilog实现编码器74hc138的功能-Verilog realization of the encoder with the features 74hc138
-
-
0下载:
ASK编码器与译码器,使用Verilog编写-ASK encoder and decoder, the use of writing Verilog
-
-
0下载:
码盘判别方向及计数 用Verilog语言编写-Determine the direction of the encoder and counting with the Verilog language
-
-
0下载:
FPGA060 verilog 编码器实验及文档-the Verilog FPGA060 experiments and documentation of the encoder
-
-
0下载:
采用verilog语言编写的rotary encoder程序,可以识别出旋转方向。-Rotary encoder verilog language program, you can identify the direction of rotation.
-
-
0下载:
利用verilog语言对一个编码器进行RTL的描述,实现编码器的逻辑功能。-RTL descr iption of an encoder verilog language, the encoder logic functions.
-
-
0下载:
高速图像压缩编码器的VLSI结构设计研究.kdh 相当有水平的博士论文。里面详细讲到了如何设计小波变换VLSI结构。并对verilog hdl设计结构进行了评估-The high-speed image compression VLSI architecture design of the encoder the study. Kdh quite the level of Ph.D. thesis. Which talked about in detail how to design VLSI
-
-
0下载:
三线八线译码器、数据选择器、数据比较器、二进制编码器、译码器的verilog语言输入方法-Three line eight line decoder, data selector, comparator, the binary encoder and decoder of verilog language input method
-
-
0下载:
verilog语言编写的一些数字器件.包括译码器,编码器,D触发器等-Verilog language of some digital devices. Including decoder and encoder, D flip-flop, etc
-
-
0下载:
Manchester 编码器的Verilog与VHDL实现,并分别采用moore和mealy机对其进行描述,比较了两种实现方法的不同。并且每种情况都给出了测试脚本,希望对您有用。-Manchester encoder Verilog and VHDL realization and moore and mealy machines were used to describe it, compare the two implementations of different methods. And
-
-
0下载:
8-3优先编码器的设计与实现.8-3优先编码器的真值表,本实验中用Verilog语句来描述.-Design and implementation of 8-3 priority encoder.8-3 priority encoder truth table, use the Verilog statement in this experiment to describe.
-
-
0下载:
用Verilog实现(2,1,2)卷积码和8—PSk调制相结合的TCM编码器-Using Verilog realize (2,1,2) convolutional code and 8-PSk modulation encoder combination of TCM
-
-
1下载:
verilog implementation of huffman encoder with testbench
-
-
0下载:
verilog code of 8X3 Encoder.
-
-
0下载:
FPGA的代码verilog语言编写,包括LED与按键验证,数据选择器,编码器,译码器半加器,全加器,适合初学者,已经在板子调试成功,板子是 睿智IV开发板。-FPGA code verilog language, including LED and key authentication, data selection, encoder, decoder and a half adder, full adder, suitable for beginners, it has been succe
-
-
0下载:
用Verilog语言模拟的8位优先编码器,可作为课堂作业实用,是完整工程代码-Using Verilog language simulation of the 8 priority encoder, can be used as a classroom operation, is a complete code
-