搜索资源列表
modelsimPdebusssyPnlint
- 利用debbusy nlint 做代码追踪 代码纠错,verilog ,vhdl , modelsim vcd 文件, debbusy 查看 vcd文件。-modelsim simulation and save the vcd file。 debbusy use vcd data ,see the waveform。
arm7
- 基于arm-v4架构,兼容ARM7指令集。附录有说明文档,希望对大家有用。可以在windows上使用Debussy+modelsim的组合开发,是Verilog写的-Based on arm-v4 architecture, compatible with ARM7 instruction set. Appendix have documentation, we hope to be useful
-Elliptic
- We present elliptic curve cryptography (ECC) coprocessor, which is dual-field processor with projective coordinator. We have implemented architecture for scalar multiplication, which is key operation in elliptic curve cryptography. Our coproc
verilogCRC32
- 32位bit输入的CRC32校验,verilog的代码,以及modelsim的testbench代码-The encode of CRC32 with 32bit-inputs based on verilog, and according encode of testbench
m_sequence
- 用verilog语言描述了M序列(伪随机通信)的编码、解码、纠错等功能,本人通过了Quartus II 以及Modelsim的仿真。-Verilog language descr iption of the M sequence (pseudo-random communication) encoding, decoding, error correction, I passed the Quartus II and Modelsim simulation.
booth_mult
- 布斯乘法器的verilog实现及仿真文件,使用modelsim仿真-booth mult s verilog and test
streamline_divider
- streamline 除法器,是国外一个工程师所写,verilog语言,modelsim测试-streamline divider
lut_mult
- 基于查找表的乘法器实现,verilog编写,Modelsim测试-use lut realize the mult
JK_flip_flop
- verilog编程的JK触发器,可以用modelsim进行仿真,附有测试程序-JK flip-flop
fre
- verilog hdl 开发的频率计,运行环境 DE2-115开发板,内有modelsim仿真用的testbench。RTL级代码-verilog hdl developed frequency meter, operating environment, the DE2-115 development board, modelsim simulation of the testbench. RTL-level code
m_seq_test_2
- 产生m序列的一个verilog程序,n=4.还有它在modelsim上的测试程序-a project generates m sequence and its test code
VHDL
- 自动售货机的modelsim verilog语言,用于简易的自动售货机编译-Modelsim, Verilog language of the vending machine for a simple vending machine to compile
Principles-of-computer-
- 用verilog语言描述 计算机的30条指令的实现 然后再ModelSim SE 6.1f下仿真-Verilog language descr iption of the computer 30 instruction under the simulation and then ModelSim SE 6.1f
Multiplier16
- 本文设计了一种可以实现16位有符号/无符号二进制数乘法的乘法器。该乘法器采用了补码一位乘(Booth算法), 简化了部分积的数目, 减少了某些加法运算,从而提高了运算速度。该乘法器利用Verilog代码实现,通过Modelsim软件对相应的波形进行仿真验证,并通过QuartusII软件对源码进行编译综合。-This paper designed a 16 signed/unsigned binary number multiplication of the multiplier can be a
decoder
- 对于通信传输中常用的曼彻斯特编码给出了详细的Verilog程序,程序在Modelsim中调试通过。-For the transmission of commonly used Manchester coding are also given Verilog process, the process of debugging in Modelsim through.
modeldiv5
- 无分频电路,实现电路的五分频verilog代码,通过modelsim的仿真-No divider circuit circuit fifth frequency verilog code through modelsim simulation
or1200_sopc
- 用verilog语言编写的or1200+wishbone总线+串口uart+片上ram,最小系统soc。包括片上ram的软件系统(C语言编写)都有。但下载者要使用此系统需要很多工具链,搞soc的应该都装好了。 绝对原创!用quartusII11.0在Altera DE2-115上验证通过,Modelsim SE 6.5f仿真通过。-It s very strange for Chinese people communicating with each other in English. Ri
SCMIPS
- 使用verilog代码描述了一种简单的单周期MIPS处理器实现,并在ModelSim SE6.5c调试通过。-The verilog code describes a simple, single-cycle MIPS processor implementation, and debugging through in ModelSim SE6.5c,.
clk
- 基于EP2C5Q208C的二分频verilog代码,modelsim仿真及下载配置-Verilog code, modelsim simulation and download configuration based on EP2C5Q208C binary frequency
IIC
- 夏宇闻<Verilog数字系统设计教程>源代码,已经可综合和实现,可以用Modelsim编译-Xia Wen <Verilog数字系统设计教程> Source code, has been integrated and implemented can be compiled using Modelsim