搜索资源列表
CLA_4
- 用verilog语言编写的CLA_4文件。CLA_4是4位超前进位加法器的源代码,该代码验证后功能正确,读者可以自行编写testbench代码进行验证。-With verilog language CLA 4 files. CLA 4 is a four-ahead adder source code after the code verification function correctly, readers can write their own testbench code for ver
adder_carry_chain
- 使用verilog语言实现进位链加法器,quartus下编译,并使用modelsim进行了验证,内含carry_chain.v代码文件以及testbench文件-use verilog language,carry_chain adder
apbtoaes128_latest.tar
- AES加密算法verilog代码实现,基于APB总线接口数字IP,包含详细的testbench-AES encryption algorithm verilog code, based on the APB bus interface digital IP, contains a detailed testbench
apbi2c_latest.tar
- APB总线协议转I2C总线协议的接口IP,verilog代码实现,包含详细testbench-APB bus interface to I2C bus interface IP,verilog code
UART-master
- UART通讯接口verilog代码实现,uart_tx子模块和uart_rx子模块,包含详细testbench-UART interface verilog code, uart_tx、uart_rx, testbench
gpio-master
- 基于WISHBONE总线接口的GPIO模块verilog代码实现,包含详细GPIO定义文档,testbench,RTL仿真与综合环境-WISHBONE interface to GPIO verilog code, GPIO define, RTL sim, syn
double_addsub
- 双字的加减法的verilog源代码和testbench,已经过测试-verilog source code and testbench double word addition and subtraction, and has been tested
gray_counter
- altera官方格雷码计数器的verilog代码和testbench,已测试-altera official Gray code counter verilog code and testbench, have been tested
fifofinal
- FIFO verilog学习时的基础编程练习。以8位输入,8位输出为例,输入输出采取不同时钟。 附加testbench。-first in first out
AWGN_VerilogDesign-master
- 加性高斯白噪声生成的VERILOG实现,包含所有的testbench文件。可直接使用-Additive white gaussian noise generated VERILOG realized, including all testbench files. Can be used directly
CCIR656-encoder
- a source code of CCIR656 encoder in verilog HDL with corresponding testbench and a snapchat of the resulting waveform-a source code of CCIR656 encoder in verilog HDL with corresponding testbench and a snapchat of the resulting waveform
fpga123456
- 从一个网友哪里找到的,Verilog十大基本功2(testbench的设计 文件读取和写入操作 源代码)-From a user where to find, Verilog ten basic skills of 2 (testbench design documents to read and write the source code)
UART_TX
- verilog写的串口发送程序,具有单字节发送和多字节发送功能,附带testbench,可自行验证-verilog write serial transmission program, sending a single byte and multi-byte transmit function, with testbench, can verify their own
UART_RX
- 自己用Verilog写的串口接收程序,有testbench,可实现单字节接收和连续接收,testbench可测功能-Own use Verilog write serial reception procedures, testbench, can achieve single-byte receive and continuous reception, testbench measurable function
soda_machine_mealyamoore
- soda_machine的一个有限状态机,用verilog描述,分别有moore和mealy,还提供了testbench.-soda_machine of a finite state machine, with verilog descr iption, respectively, moore and mealy, also provides a testbench.
scrambler
- Verilog编写的ADC加扰程序(scrambler)里边附有加扰器的说明,实验可以把数据打散,可自行写testbench测试-Verilog prepared by the ADC scrambled program (scrambler) inside with scrambler descr iption, experimental data can be broken up, write their own testbench test
i2c_testbench
- i2c verilog rtl with testbench very good code and works perfectly with cadence ius and ncverilog
2D-DCTVERILOG
- 2D DCT VERILOG CODE WITH TESTBENCH WHICH HAVING 1D DCT TRANSPOSE MATRIX
firfilterPfpga
- FIR滤波器的仿真,使用ISE软件verilog语言。其中滤波器系数为matlab产生的.coe文件,并产生testbench文件进行仿真。-FIR filter verilog coe testbench
pwm with tb final
- pwm with testbench in verilog ,synthesizable