当前位置：
首页 资源下载
搜索资源 - vhdl digital clock
搜索资源列表
-
0下载：
vhdl数字时钟设计
目的，原理仿真
源程序-vhdl digital clock designed, the principle source Simulation
-
-
0下载：
VHDL实现数字时钟，利用数码管和CPLD 设计的计数器实现一个数字时钟，可以显示小时，分钟，秒。程序主要要靠考虑十进制和六十进制计数器的编写。
以上实验的程序都在源代码中有详细的注释-VHDL digital clock, the use of digital control and CPLD design to achieve a number of counter clock, show hours, minutes and seconds. The procedure depends
-
-
0下载：
用VHDL语言实现数显时钟，devid200.vhd为分频模块，scan.vhd为LED扫描模块，timecount.vhd为计数模块-VHDL digital clock, devid200.vhd for frequency module, scan.vhd for LED scanning module, timecount.vhd for counting module
-
-
1下载：
用vhdl语言实现多功能数字钟的设计 这是学习VHDL语言的经典例子
-
-
2下载：
vga显示的数字时钟,用mif文件实现，用以大家学习交流,vga display digital clock, with the realization of mif file for them to learn from the exchange of
-
-
0下载：
运用顶层设计思路设计好各个底层文件（VHDL代码），对各个底层文件进行功能仿真；采用原理图或者文本方法来实现顶层文件的设计，对顶层文件进行功能真仿真。在顶层文件功能仿真正确之后，把顶层文件下载到实验箱的FPGA里边去，验证电路功能是否正确。具体时间用6位数码管来显示，具有整点报时功能.
-Designed various underlying file using top level design (VHDL code), on functional simulation of variou
-
-
0下载：
多功能数字钟，、在quartus 2环境中编译通过；
4、仿真通过并得到正确的波形；
5、给出相应的设计报告
-Multifunction digital clock, in the quartus 2 compiler environment through 4, simulation through and get the correct waveform 5, gives the design report
-
-
0下载：
EAD设计VHDL语言环境数字时钟数码管显示方案，包括时间设置、调整等。-VHDL language environment EAD design digital digital clock display, including time for setup, adjustment.
-
-
0下载：
这是用VHDL语言编写的数字钟。可以设置时分秒，还可以整点报时。-This is the VHDL language with the digital clock. When every minute can be set, but also the entire point of time.
-
-
0下载：
数字钟的实现 FPGA上运行 VHDL编写-Digital clock running on the FPGA to achieve the preparation of VHDL
-
-
0下载：
可预置数字钟，用VHDL语言编写，LED显示，普通数字钟表。-Digital clock can be preset using VHDL language, LED display, an ordinary digital watch.
-
-
0下载：
DDR SDRAM控制器的VHDL源代码，含详细设计文档。
The DDR, DCM, and SelectI/O™ features in the Virtex™ -II architecture make it the perfect
choice for implementing a controller of a Double Data Rate (DDR) SDRAM. The Digital Clock
Manager (DCM) provides t
-
-
0下载：
描述了24小时计时的数字钟，同时具有分秒计时的功能-Described a 24-hour digital time clock, at the same time every minute timer function
-
-
1下载：
数字钟，用VHDL写的各个模块，顶层用图形编辑，在实验箱上完全通过-Digital clock, using VHDL written by various modules, top-level graphics editing, in the experimental box completely through
-
-
0下载：
多功能数字时钟设计方案及电路图，以及必要分析-Multi-functional digital clock and circuit design, as well as the need to analyze the
-
-
0下载：
数字钟的设计，有时，分，秒，置数等功能。-Digital clock design, sometimes, minutes and seconds, buy a few functions.
-
-
0下载：
数字钟 可实现正常计数校准 还有方电台报时功能 四低一高 闹钟功能-Digital clock can be calibrated to achieve a normal count timekeeping function of the radio side there are four low and one high alarm
-
-
0下载：
完成数字钟表的功能，可以实现整点报时，闹钟和设置时间-The completion of the functions of digital watches, you can bring the whole point timekeeping, alarm clock and set-up times
-
-
0下载：
VHDL语言设计的数字钟 具有时分秒三段显示-VHDL language designed with time-accurate digital clock shows three paragraphs
-
-
0下载：
此程序是实现数字钟的，包括校时 闹钟 二十四小时和十二小时的转换-This procedure is to achieve digital clock, including the school alarm clock 24 hours and 12 hours the conversion
-
«
1
2
3
45
6
7
8
9
10
...
20
»
