搜索资源列表
FADDER_2
- 32位全加器 在querters II 下面运行成功 仿真 验证均已成功-32-bit full adder at querters II following the success of simulation runs have been successful
add
- 4位全加器设计,包含半加器构成全加器,由全加器构成4位全加器及其拓展-4bits
full_adder
- 八位全加器,实现自动加法,哈哈哈,大家共享-hello
f__adder
- 全加器,半加器,或语句,三个建在一个文件中就可以用了-Full adder, half adder, or statement, three built in one file can be used
bitadder
- 一位全加器,VERILOG实现,包括测试文件,测试可用,欢迎下载,共同学习-A full adder, VERILOG implementation, including test papers, test available, please download, a common study
fulladder
- 一个全加器的systemc代码,包括模块的定义以及测试平台-A source code about full adder using systemc language , including the definition of modules as well as the test platform
fadder
- 利用两个半加器来组成的全加器,是简单的vhdl语言入门-The use of two and a half adder to form the full adder is a simple entry-vhdl language
myf_adder
- 用例化语句和case语句编写的全加器的VHDL描述。-Of statements were prepared using the full adder of the VHDL descr iption.
fulladder
- 这是一个基于嵌入式的利用硬件高级描述语言编写的全加器程序,可以满足二进制全加的功能。-This is a use of embedded hardware-based high-level language to describe the All-Canadian program to meet the functions of the binary full adder.
add
- 一位全加器源码实现了MAX及其一系列器件实现全加的功能-A full adder and its source code to achieve the MAX series of devices to achieve the functions of the All-Canadian
halfadder
- 实现全加器的不可或缺的东西,半加器,功能就是为了全加器做好准备-halfadder
adder
- 全加器,用fpga语言编写的,可实现数字电路技术中的全加器的功能,符合逻辑原理图。-adder
hadder
- 这是一个8位全加器,利用vhdl完成了电路的构成,-this is a 8 bit adder,
cd4000x
- CD4000 双3输入端或非门+单非门 TI CD4001 四2输入端或非门 HIT/NSC/TI/GOL 双4输入端或非门 NSC CD4006 18位串入/串出移位寄存器 NSC CD4007 双互补对加反相器 NSC CD4008 4位超前进位全加器 NSC CD4009 六反相缓冲/变换器 NSC CD4010 六同相缓冲/变换器 NSC CD4011 四2输入端与非门 HIT/TI CD4012 双4输入端与非门
quanjiaqi
- 4 级流水方式的8 位全加器-Way flow of 4 full adder 8. . . . . .
Adder4
- 本设计是设计了一个4位全加器的内容,是由4个一位全加器串联而成的-The design is to design a full adder 4 content, is one of four full adder in series from the
adder17
- 实现17位加法,利用一个16位超前进位加法器和一个一位全加器构成的一个有进位输入和进位输出的17加法器,并且16位加法器利用的使四位超前进位加法器构成。它在booth乘法器设计中经常用到。可以使初学者对模块的调用了解更加透彻。-Adder 17 to achieve the use of a 16-bit CLA, and a one-bit full adder composed of a binary input and binary output of the adder 17, and
16weijiafaqi
- 本程序是在一位全加器的基础上设计一个16位的加法器,用Verilog HDL语言描述.-This procedure is a full-adder based on the design of a 16-bit adder, using Verilog HDL language to describe.
VHDL01
- 全加器仿真程序. 大家可以参考下 ,本人检查无误。无毒。如有问题,请来信咨询。-Full adder simulation program. You can refer to, I check the accuracy. Non-toxic. If you have any questions, please contact us advice.
VHDL02
- 加法器和全加器参考程序,由VHDL代码编写。初学者可以看一看。内容无毒,下载请杀毒使用。-Adder reference procedures, prepared by the VHDL code. Beginners can take a look at. Content-free, download antivirus, please use.