搜索资源列表
fir_filter
- 一种fir滤波器的verilog程序,非常实用-fir filter very good write by verilog
LPF
- 数字低通FIR滤波器Verilog实现代码-Verilog digital FIR filter implementation code
firlms
- 基于FPGA的自适应FIR滤波器的verilog设计与实现-Adaptive FIR Filter Based FPGA Design and Implementation of verilog
robust_fir_latest.tar
- RobustVerilog generic FIR filter In order to create the Verilog design use the run.sh scr ipt in the run directory (notice that the run scr ipts calls the robust binary (RobustVerilog parser)). The filter can be built according to 3 differe
fir_filter_generator
- FIR有限冲击响应滤波器verilog代码和测试-FIR finite FIR filter verilog code and test
firfilt
- FIR滤波器verilog源代码,经过fpga验证可以被综合。-FIR filter verilog source code, fpga verification can be integrated.
HalfbandDec
- 基于FPGA开发的11阶半带升余弦FIR滤波器,用在阅读器基带滤波时的抽取滤波器使用,采用verilog语言实现。-Raised cosine FIR filter based FPGA development 11 order of half-band decimation filter used in reader baseband filtering, using verilog language implementation.
rc_flt
- 基于FPGA实现的64阶升余弦FIR并行滤波器,采用iso18000.6c标准实现,具有很好的低通滤波效果,已通过后仿上板验证,采用verilog语言实现。-64 order raised cosine FIR FPGA-based parallel filters, implemented using iso18000.6c standard with a low-pass filtering effect imitation on the board has passed validatio
my_fir
- Verilog 写的FIR滤波器,modelsim仿真通过-Verilog write FIR filter, modelsim simulation through
FIR_Lowpass
- 用Verilog HDL编写的FIR低通滤波器。FIR低通滤波器采用8阶串行方式实现。-Written using Verilog HDL FIR low-pass filter. FIR low-pass filter 8-order serial.
filter_signed_and_unsigned
- FIR滤波器的verilog语言实现(输入为8bit有符号以及无符号两种,滤波器为8阶,截止频率约在6*pi/7)-FIR filter verilog language (input 8bit signed and unsigned are two 8-order filter cut-off frequency is about 6* pi/7)
fir_filter_50Mhz
- 基于并行分布式算法的高速Fir滤波器的设计代码,采用Verilog编写,压缩包为quartus II编译过的工程代码-Parallel and distributed algorithms based on a high-speed Fir filter design code, Verilog prepared, compressed package for the quartus II compiled project code
fir_lowpass
- 简易FIR低通滤波器的verilog代码-Simple FIR low-pass filter verilog code
FIR_FILTER
- FIR滤波器的verilog实现,包含testbench,以及设计文档,文档里面详细介绍了滤波器系数的求取-FIR filter verilog implementation, including testbench, and the design document, the document which details the filter coefficients to strike
FIR_dida
- 自己写的FIR滤波器设计,verilog语言写的,很好用-Write your own FIR filter design, verilog language, easy to use
FIRverilog
- 多种FIR滤波器的verilog语言实现 (数字信号处理的FPGA实现)-Verilog language variety FIR filter implementation (digital signal processing FPGA implementation)
16QAM
- 使用verilog编写的16QAM调制解调代码,可用于quartus和ISE,因为不包含FIR,只能用于仿真,不能用于实际通信-Verilog prepared using 16QAM modulation and demodulation code can be used quartus and ISE, because they do not contain FIR, only for simulation and not for actual communication
FILTER
- VERILOG CODE FOR 1D FIR FILTER IMPLIMENTATION -VERILOG CODE FOR 1D FIR FILTER IMPLIMENTATION
2D-FILTER
- VERILOG CODE FOR 2D FIR FILTER
fir_verilog_matlab
- 本设计是基于FPGA的一个FIR低通滤波器设计,要求使用Verilog语言编写滤波器模块,通过编译和综合,并通过Matlab和modelsim联合仿真验证设计结果。-This design is a FIR low-pass filter design based on FPGA, use Verilog to program filter module, and joint simulation by Matlab and modelsim to validate the design re