搜索资源列表
-
0下载：
Enhanced version of the Serial Peripheral Interface available on Motorola s MC68HC11 family of CPUs.Enhancements include a wider supported operating frequency range, 4deep read and write fifos, and programmable transfer count dependent interrupt gene
-
-
1下载：
本应用指南讲述 Spartan-3E 系列中的串行外设接口 (SPI) 配置模式。SPI 配置模式拓宽了
SpartanTM-3E 设计人员可以使用的配置解决方案。SPI Flash 存储器件引脚少、封装外形小而
且货源广泛。本指南讨论用 SPI Flash 存储器件配置 Spartan-3E FPGA 所需的连接，并且介绍
SPI 模式的配置流程。本指南还提供一种实用工具，用于在原型开发过程中对选定的
STMicroelectronics 和 Atmel SPI 器件进
-
-
0下载：
用verilog HDL编写的SPI控制器，从国外网站上找到的。-SPI (Serial Peripheral Interface) is serial, synchronous, full duplex communication protocol. It is widely used as a board-level interface between different devices such as microcontrollers, DACs, ADCs and others.
-
-
0下载：
Serial Peripheral Interface
Slave interface
-
-
0下载：
Serial peripheral interface for M68HC11 compatible
-
-
0下载：
serial peripheral interface master interface Wishbone compatible
-
-
0下载：
串行外围接口，可用于FPGA器件与串行A/D/A的通信-Serial peripheral interface, which can be used for communication between FPGA devices and serial A/D/A
-
-
0下载：
spi(serial peripheral interface) slave unit
with Verilog-HDL
-
-
0下载：
串行外设接口（SPI）fpga 被动接收,在下降沿 采集数据并发送数据 1BYTE,要求mcu在末端采集数据。并在下降沿之前准备好数据。-Serial Peripheral Interface (SPI), The fpga passive receiving, at the falling edge of data collection the send data 1BYTE, mcu data collected at the end. And the data ready before t
-
-
0下载：
Verilog编写的SPI程序，含英文原文档说明，很全的-The OpenCores simple Serial Peripheral Interface core is an enhanced version of the
Serial Peripheral Interface found on Motorola s M68HC11 family of CPUs. The Serial
Peripheral Interface is a serial, synchronous comm
-
-
0下载：
- 与摩托罗拉的SPI规格兼容 - 增强摩托罗拉MC68HC11串行外设接口 - 4项深读FIFO - 4项深写入FIFO - 中断后1代，2，3或4个转移字节 - 8位WISHBONE RevB.3经典界面 - 经营的输入时钟频率范围广泛 - 静态同步设计 - 完全可合成 - 130LUTs在Spartan-II，230在ACEX LCELLs的-- Compatible with Motorola s SPI specifications
- Enhanced Motorola MC6
-
-
0下载：
同步串行外设接口，它可以使MCU与各种外围设备以串行方式进行通信以交换信息。传输的数据为8位，在主器件产生的从器件使能信号和移位脉冲下，按位传输，高位在前，低位在后。,Synchronous serial peripheral interface, it can make the MCU with a variety of peripheral devices to communicate in order to exchange information in a serial manner.
-
-
1下载：
This document details the VHDL implementation of a Serial Peripheral Interface (SPI) master in
a Xilinx® CoolRunner™ -II CPLD. CoolRunner-II CPLDs are the lowest power CPLDs available,
making this the perfect target device for an SPI Mas
-
-
0下载：
This document details the VHDL implementation of a Serial Peripheral Interface (SPI) master in
a Xilinx CoolRunner™ XPLA3 CPLD.-This document details the VHDL implementation of a Serial Peripheral Interface (SPI) master in
a Xilinx CoolRunne
-
-
0下载：
SIP-serial peripheral interface one type of serial communication bus protocol for network environment
-
-
0下载：
This IP provides specifications for the SPI (Serial Peripheral Interface) Master core. Synchronous serial interfaces are widely used to provide economical board-level interfaces between different devices such as microcontrollers, DACs, ADCs and other
-
-
0下载：
Serial peripheral interface using verilog
-
-
0下载：
serial peripheral interface using tx and rx
-
-
0下载：
SPI Serial Peripheral Interface WISHBONE Controller SourceCode
-
-
0下载：
SPI是串行外设接口(Serial Peripheral Interface)的缩写。SPI，是一种高速的，全双工，同步的通信总线，并且在芯片的管脚上只占用四根线，节约了芯片的管脚，同时为PCB的布局上节省空间-Serial Peripheral Interface
-
