资源列表
top_module
- OFDM Gaurd Detector, Symbol length = 1024 & Gaurad Length = 256, and test bench written in verilog!
nLint_Quick-Start
- nLint入门教程 包括如何设置nLint的规则 等各种-nLint Introduction
LIP2321CORE_generic_spram
- Generic SPRAM souce verilog code
test
- xilinx ise6.3编译环境,verilog控制程序。实现对外部ad转换数据自动采集计算,并发送到DSP最后处理-xilinx ise6.3 build environment, verilog control procedures. To achieve automatic data acquisition external ad converter calculated and sent to final processing DSP
8051
- 51单片机软核的FPGA建模,修剪的可用51单片机最小系统,可以外扩-51 SCM FPGA soft core model, SCM 51, the smallest available trim system, external expansion
FPU
- Verilog HDL code for implementation of double floating point architecture. Program takes care of diffent exceptions like overflow, underflow, NaN etc
Alpha
- 一款Alpha指令集的超标量处理器的Verilog源码,是学习乱序处理器的难得资料。-A superscalar Alpha processor instruction set of the Verilog source code for a processor to learn valuable information out of order.
fpga
- TS流接收机上用的FPGA代码主要是把并行的TS流转成串行的ASI借口-TS stream FPGA code on the receiver is mainly used to flow into parallel serial ASI TS excuse
OFDM_FPGA
- OFDM的FPGA实现 内含卷积编码 交织,频偏检测 完整的OFDM实现代码 -The FPGA contains OFDM convolutional coding to achieve interleaving, OFDM frequency offset detecting the full implementation code
UHF-RFID-CRC
- 本文首先研究了IsO/IECl8000.6标准中A、B两类短程通讯的前向链路与返回 链路的数据编码方式,对(FMO)双相间隔编码、(PIE)脉冲间隔编码、曼切斯特码 的编解码方式和技术参数进行了深入的分析,并利用FPGA实验平台对这三种编 码的编、解码电路进行了设计和仿真。然后对UHF RFID系统的差错控制技术原理 进行了探讨,重点研究了ISo/IECl8000.6标准中采用的数据保护与校验技术,即 循环冗余校验(CRC)技术。分析了基于线性反馈移位寄存器(LFSR)实现C
verilog-Division-calculation
- verilog Division calculation verilog 除法计算方法-verilog Division calculation
CameraLink-source-code
- 基于FPGA的多路CameraLink数据的发送和接收程序源码-FPGA-based multi-CameraLink data sent and received program source code