搜索资源列表
adder17
- 实现17位加法,利用一个16位超前进位加法器和一个一位全加器构成的一个有进位输入和进位输出的17加法器,并且16位加法器利用的使四位超前进位加法器构成。它在booth乘法器设计中经常用到。可以使初学者对模块的调用了解更加透彻。-Adder 17 to achieve the use of a 16-bit CLA, and a one-bit full adder composed of a binary input and binary output of the adder 17, and
16weijiafaqi
- 本程序是在一位全加器的基础上设计一个16位的加法器,用Verilog HDL语言描述.-This procedure is a full-adder based on the design of a 16-bit adder, using Verilog HDL language to describe.
VHDL01
- 全加器仿真程序. 大家可以参考下 ,本人检查无误。无毒。如有问题,请来信咨询。-Full adder simulation program. You can refer to, I check the accuracy. Non-toxic. If you have any questions, please contact us advice.
VHDL02
- 加法器和全加器参考程序,由VHDL代码编写。初学者可以看一看。内容无毒,下载请杀毒使用。-Adder reference procedures, prepared by the VHDL code. Beginners can take a look at. Content-free, download antivirus, please use.
ADDER
- 本设计是用32位的并行全加器的,可以实现浮点运算!-The design is a parallel 32-bit full adder, and floating-point operations can be achieved!
full_add
- 这是一个全加器,有三个输入,有两个输出,输入分别是两个加数,一个进位,输出分别是和,进位-This is a full adder, three input, two output, input is represented by two summand, a binary output, respectively and, binary
fulladder4
- VHDL图形文件实现的4位全加器,希望对大家有用!-VHDL graphics files to achieve four full adder, in the hope that useful!
FAdder
- 全加器的设计,实现二进制的加法,一个输出为进位,一个输出为计算值。
PLD
- vhdl语言实现cpld功能,本程序包括全加器,触发器,交通灯程序,适用maxII软件调试。-include full_adder,plus,traffic
half_adder
- 一个半加器,具有进位和位数相加的基本功能,可作为全加器的基本模块-One and a half adder with binary and the sum of the basic functions of the median, full adder can be used as the basic module
f_adder8
- fpga八位全加器(vhdl语言),由画图法制作,将八个一位全加器(由一位半加器组成)组合制成-fpga eight full adder (vhdl language)
f_adder_4bit
- 四位二进制全加器,用原理图输入的形式实现,在Quartus II 5.1下编译通过。-4 binary full adder, with schematic input in the form of implementation, compiled in the Quartus II 5.1 adoption.
FullAdd
- 全加器结构描述是从设计实体的内部结构对结构体进行描述的,并给出该实体所包含的模块或元件的相互连接关系-fulladd
Full_adder
- 一种学习用的小程序,主要用与VHDL仿真的全加器的一段代码!大家可以下载进行修改于仿写-A learning to use a small program, mainly used with the VHDL simulation of a full-adder code! You can download the modified Yu Fang Xie
fulladder
- 本代码实现了全加器的功能,可供初学者学习-This code implements a full adder functions, for beginners to learn
chap7
- 几十个经典程序,结构描述的4 位级连全加器,1 位全加器,用条件运算符描述的4 选1 MUX-Dozens of classic procedure, the structure described in the four-level with full-adder, a full-adder, using the conditional operator described in the four selected 1 MUX, etc.
AdderE
- synplify中tcl语言应用,使用AdderE八位全加器为例,介绍一个设计针对不同器件综合-synplify in the tcl language application, use AdderE eight full-adder as an example, an integrated design for different devices
vhdl
- vhdl半加半减及全加器的实现即功能具体代码的编写-vhdl half-Canadian half-and full-adder function of the realization that the preparation of a specific code
f_adder
- 一位加法全加器,可以实现低位进位输入和高位进位输出。-full adder
f_adder
- 用VHDL语言写的全加器,比较简单-Written in VHDL language with the full-adder