搜索资源列表
OFDM_Security
- This a Simulink model that demonstrates an algorithm that applies wireless security on physical layer. The demonstration is based on 802.11a (simplified) and receiver is implemented on Xilinx Virtex 4 FPGA. The RAR file inlcudes 2 files: 1. Simul
uboot
- Sample of Uboot for virtex-4 FPGA
Final
- This module contains a digital clock which can enables clock setup option and up to four alarms. This was targeted Virtex-5 FPGA (ML501) and interfaced with LCD display. and center, north and east push buttons.
AdcFrame
- -- Device: Virtex-5 -- Author: Marc Defossez -- Entity Name: AdcFrm -- Purpose: This file is part of an FPGA interface for a Texas Instruments ADC. -- Tools: ISE + XST -- Limitations: none--- Device: Virtex-5 -- Author: Marc Defossez --
AdcToplevel
- -- Device: Virtex-5 -- Author: Marc Defossez -- Entity Name: AdcToplevel -- Purpose: FPGA interface to a Texas Instruments ADC -- Tools: ISE, XST -- Limitations: none--- Device: Virtex-5 -- Author: Marc Defossez -- Entity Name: AdcTopl
SDI_PassThru_VHDL_Virtex5_ise12_2
- SDI_PassThru_VHDL是针对Virtex5 LXT FPGA的SDI码流从GTP收端环出到发端的一个完整工程,源自于Xilinx提供的源码,不一样的是去掉了开发板ml571所要求的昂贵的收发时钟同步子板,经过长时间的调试后,终端电视仍然可以显示,但是会丢帧。(收发时钟不同步,丢帧和收不到SDI码流都是正常的)-SDI_PassThru_VHDL for SDI application in the Virtex 5 FPGA board
11_170_1
- Xilinx的FPGA的PCIe的VHDL代码,已经验证。-Xilinx FPGA Virtex-5 PCie
XFPGA_DDR_SDRi
- 基于Xilinx FPGA的DDRSDRAM的Verilogg控制代码,使用的FPGA为Virtex. -Based on Xilinx FPGA' s DDRSDRAM Verilogg control code, the use of FPGA as the Virtex.
qpsk_demod_use_FPGA
- 根据软件无线电的思想,提出了一种新颖的数字信号处理算法,对QPSK信号的相位进行数字化处理,从而实现对QPSK信号的解调.该算法允许收发两端载波存在频差,用数字锁相实现收发端载波的同步,在频偏较大的情况下,估算频偏的大小,自适应设置环路的带宽,实现较短的捕获时间和较好的信噪性能。整个设计基于XILINX公司的ISE开发平台,并用Virtex-II系列FPGA实现。用FPGA实现调制解调器具有体积小、功耗低、集成度高、可软件升级、扰干扰能力强的特点,符合未来通信技术发展的方向。-According
Xilinx_DLL
- Xilinx_FPGA的时钟产生模块,对应Xilinx公司Virtex、Virtex-E等比较低端的器件。能够产生2倍频和级联4倍频-generate 2X clock and 4X clock in low-end Xilinx FPGA devices
humanpong
- 我们的目标是建立一个人力乒乓球比赛的FPGA板(Xilinx公司的Virtex-II Pro的XC2VP30与的Digilent公司VDEC1的视频解码器)。-Our group objective is to build a Human Pong game on an FPGA board (Xilinx Virtex-II Pro XC2VP30 with the Digilent VDEC1 Video Decoder).
xapp882
- This application note describes the implementation of SERDES Framer Interface Level 5 (SFI-5) [Ref 1] in a Virtex-6 XC6VLX240T FPGA. SFI-5 is a standard defined by the Optical Internetworking Forum (OIF). The interface must operate bidirectionall
GenesysGeneral-ucf
- Genesys™ Virtex-5 FPGA Development Board用户约束文件,来自官方LX50T板子-Genesys™ Virtex-5 FPGA Development Board Genesys--VIP GenesysGeneral-ucf.zip
ddrpspsbf
- 基于FPGA的雷达脉冲预分选器设计--这里, 提出一种基于关联比较器的雷达信 号分选方法,在实现多参数分选的同时, 也保证了实时性。详细阐述了在 Virtex 4 系列 FPGA 上实现基于内容可寻存储器 ( CAM)的关联比较器的途径。-Design of Radar Pulse Signal Pre-sorting Based on FPGA
1-D-DWT_verilog-code
- Image compression is one of the prominent topics in image processing that plays a very important role in reducing image size for real-time transmission and storage. Many of the standards recommend the use of DWT for image compression. The compu
UART-Verilog-source
- Verilog编写UART串口例程,实现FPGA与上位机串口通信,利用ASCII码进行大小写转换,在Xilinx Virtex-5开发板测试通过-UART serial routines written in Verilog, FPGA serial communication with the host computer using the ASCII code case conversion, in the Xilinx Virtex-5 development board test
ConvCodeXilinx
- This a convolutional encoder in xilinx virtex-5 ML506 board FPGA. This program use matlab for comunicating with FPGA. The convolutional encoder using rate 1/2, and 1/3.The register are 3,4,5,6 and 7.-This is a convolutional encoder in xilinx virtex-5
sha1_v01
- sha1_testbench.v -- Testbench with vectors NIST FIPS 180-2 sha1_exec.v -- Top level sha1 module sha1_round.v -- primitive sha1 round dffhr.v -- generic parameterizable D-flip flop library Performance Analysis Performance equa
example_design
- 基于Xilinx最新的Virtex-7的存储器IP核的使用,verilog语言编写的所有源码。-Based on Xilinx latest Virtex-7 FPGA,all of the MIG IP code sources by Verilog language.
verilog-radix4
- Master Thesis(FFT_RADIX-4)-This thesis deals with a 64-point Radix-4 in-place FFT, based on an improved FFT algorithm. The whole FFT structure was implemented based on self-designed modules and by manipulating the embedded Virtex II FPGA’s module