搜索资源列表
custom_cordic
- verilog编程开发的cordic例程,计算SIN,COS功能与计算幅值角度功能可设定,运算宽度可设定,并有完善的TESTBENCH。-Verilog programming developed CORDIC routines to calculate SIN, COS function and calculating the amplitude of the perspective of function can be set, computing the width can be set,
XiaYuWen_8_RISC_CPU
- 夏宇闻8位RISC_CPU的完整代码+TESTBENCH(已调试) modelsim工程文件,包括书中所测试的三个程序和相关数据,绝对可用~所有信号名均遵从原书。在论坛中没有找到testbench的,只有一个mcu的代码,但很多和书中的是不一样的,自己改了下下~`````大家多多支持啊~`我觉得书中也还是有些不尽如人意的地方,如clk_gen.v中clk2,clk4是没有用的,assign clk1=~clk再用clk1的negedge clk1来触发各个module也是不太好的,会使时序恶
testbench
- ddr sdram controller datd module source code
spi2-testbench
- test bench for spi communication
testbenchcpu8080
- this is code testbench cpu -this is code testbench cpu 8080
vrt
- Variable Reduction Testbench通过对变量进行相关性分析来实现减少变量的目的。-Variable Reduction Testbench is a MATLAB module that allows the application of several methods for variable reduction based on correlation analysis
pcie_vera_tb_latest.tar
- FEATURES • 16 bit PIPE Spec PCI Express Testbench • Link training • Initial Flow Control • Packet Classes for easy to build PHY,DLLP and TLP packets • DLLP 16 bit CRC and TLP LCRC generation • Sequence Number
generic_testbench
- VHDL中关于generic的用法,及其testbench,可以使用Modelsim仿真查看其功能-the usage of generic,a testbench file is given, we can use it to simulate the generic s function
UARTtransmitter
- UART Transmitter. VHDL code and its testbench.
shiftregister
- Shift Register. VHDL code and its testbench.
register
- it is source code of 32 bit register and testbench for tht register written in verilog.
20081129464173846
- 介绍Verilog HDL, 内容包括: – Verilog应用 – Verilog语言的构成元素 – 结构级描述及仿真 – 行为级描述及仿真 – 延时的特点及说明 – 介绍Verilog testbench • 激励和控制和描述 • 结果的产生及验证 – 任务task及函数function – 用户定义的基本单元(primitive) – 可综合的Verilog描述风格-Introduced the Verilog HDL, in
cascaded_adder
- implementation of cascade adder with verilog plus testbench
contador_n_bits
- n-bits counter vhdl with testbench. contador de nbits en vhdl con simulacion.
BMD.RAR
- xilinx BMD ver 10 pciexpress testbench for master design
ascfifotestbench
- 自写异步 fifo TESTBench 该fifo对初学者很有帮助!-Since the write fifo TESTBench asynchronous fifo very helpful for beginners!
rom_table
- rom vector table vhdl and Testbench
asynfifo
- 异步fifo,用Verilog编写,包含testbench,已经通过调试,需要的下载-Asynchronous fifo, to prepare to use Verilog, including testbench, debugging has been passed, the need to download
alu
- ALU modeling verilog codes and testbench
Modelsim_fredevider_testbench_TEXTIO
- 此文档通过分频器的例子描述了如何使用modelsim,如何编写testbench以及textio的使用-This document is an example through the divider describes how to use the modelsim, how to write a testbench and use textio