资源列表
TFTLCD
- 基于FPGA的彩屏LCD控制器，800*480，显示彩条，TFT LCD型号AT070TN83-The TFT Lcd controller based on FPGA.The Matrix is 800*480,it can display color bands.
beipin_top
- 次代码利用verilog HDL来描述的，可以实现2倍频功能，只是频率有一点误差。-Times verilog HDL code to describe the use of, 2 octave function can be achieved, but the frequency of a bit error.
X-HDL3.2.52
- vhdl和Verilog HDL相互转换的软件，很难找的一款-vhdl and Verilog HDL mutual conversion software, very difficult to find a
ALU
- vhdl代码 使用quartus编译 cpu中 alu的设计 可作为课程设计的参考 此为16的运算器-VHDL code using Quartus compiler cpu in alu design of curriculum design can be used as a reference for this for 16 computing device
FPGA_ep1c3
- ALTERA EP1C3 PROTEL 原理图与PCB-ALTERA EP1C3 PROTEL SCH AND PCB
8b10bverilog
- 基于verilogHDL语言的8b10通信变换。-verilog 8b10b
verilog_cookbook
- 本電子檔為 verilog cookbook,包含了通訊,影像,DSP等重要常用之verilog編碼,可作為工程師與初學者的參考手冊-The electronic file for verilog cookbook, includes communications, imaging, DSP and other important commonly used Verilog coding, can be used as engineer with the reference manual for
CLOCK6
- 基于SPARTAN-3E的数字电子时钟，采用1602LCD液晶显示屏显示，可显示时分秒。-SPARTAN-3E-based digital electronic clock, using 1602LCD LCD display, can display minutes and seconds.
resolutionquartusII
- 用verilog编写的分辨率提高的源代码 采用双线性插值-Written resolution with the verilog source code to improve the use of bilinear interpolation
uart
- uart的vhdl实现，包含完整quartus工程文件，相信会有较大帮助-uart vhdl quartus
TestLED2C5
- 文件中有CPU8051V1.vqm具体使用的例子和CPU8051V1.vqm文件，适用于quartusii软件中对单片机的嵌入练习和使用-CPU8051V1.vqm document specific examples of the use of CPU8051V1.vqm documents, quartusii software for single-chip embedded in the exercises and the use of
fpga_ads8364
- fpga控制ti的多通道高精度ad芯片ads8364的verilog源码-fpga multi-channel high-precision control ti ad-chip ads8364 the verilog source code