- Game--Tetris 俄罗斯方块游戏源码下载
- similar_windows_mspaint 类似windows画图程序
- Readandwriteprocedures24C02 AT24c02的读写和6位数码管动态显示的KEIL C语言演示程序 程序首先写入24C02中6位数据
- 56 vb与程序设置ie浏览器的默认主页地址v2.1
- 34exam Why your files are not be used? 1.The content is too simple 2.Is not a sourcecode or document 3.lost some files 4.Description is not detailed or not correct 5.Compressed file has password 6.Sourcecode duplicate or already exist
- erphpdown_6.0.1 基于vue2.0 和 element 搭建的一个后台管理界面(set up a background management interface based on vue2.0 and element)
资源列表
dsp-config-fpga
- TI 6713通过spi口配置fpga的源代码。-program for TI S 6713,used for configure of FPGA BY SPI INTERFACE
FM24CL16_I2C
- 使用STM32来访问I2C接口的铁电存储器，FM24CL16，2K字节-STM32 to access the I2C interface using ferroelectric memory, FM24CL16, 2K bytes
usb2.0 fpga
- 免费的USB2.0源码(支持Xilinx和Alteral的FPGA),用vhdl语言实现。-Free USB2.0 source (supports Xilinx and Alteral the FPGA), using vhdl language.
scoreboard
- MIPS体系结构用verilog实现的记分牌算法，标流水线-Architecture implemented using verilog scoreboard algorithm, standard line
bch
- 用C语言实现BCH码的编码和译码，译码是用BM迭代算法。-BCH codes in C language coding and decoding, iterative decoding algorithm with BM.
Analog-Circuits--4Ed(Tongshibai)
- 模拟电子技术基础第四版，带课件和习题答案，童诗白著，带书签-Analog Circuits 4th Edition
PCIE_V5
- PCIE_V5是一个完整的VC工程，用于xilinx Virtex5 FPGA的PCIe板卡下DMA数据读取，只能在Win xp下运行，板卡的驱动程序需要安装WinDriver-PCIE_V5 is a VC++ project, which is used to ingress massive data from PCIe board based on Virtex5 FPGA through DMA interface. Install Windriver to offer the boar
bch_verilog
- bch(255,239)编码算法的verilog实现，综合仿真通过，与matlab仿真的结果一致-bch(255,239)，using verilog
digital_tsmc018
- 180nm数字教学库，内含各种标准数字单元-180nm digital lib for education, including standard cells
AxiPC
- fpga axi测试程序,可测试符合axi协议的ip核-fpga AXI4 TEST routine，can be used to test ip which is in amba.
FaceDetection
- 基于adoost的fpga人脸检测程序，代码采用了verilog编写，用的是xilinx的virtex5芯片-face detection based on adboost. verilog is used，and virtex5 it isimplementated on virtex5.
Bit_synchronization
- 这是一个位同步的FPGA完整代码，是用Verilog写的，其中包括分频、时钟、时钟提取等各模块以及顶层文件，做调制解调的朋友可以-This is a synchronous FPGA complete code is written in Verilog, including frequency, clock, clock extraction module and the top-level file, do the modulation and demodulation of a frien