资源列表
VHDL_UART
- VHDL语言的UART串行接口芯片程序,仅供学习使用-VHDL UART serial interface chip procedure is for learning
Odd_Fren
- 一个3分频的VHDL程序,方便学习且仅供学习之用-a frequency of three minutes VHDL procedures, facilitate learning and learning purposes only
VHDL-I
- VHDL intermediate Level,仅供学习使用-VHDL intermediate Level, is for learning
txt_util
- VHDL的字符串处理函数库，含数字与字符串之间的转换-VHDL string handling functions, containing figures and the conversion between the strings
maxII16_cpu
- maxII16_cpu,altera的maxII系列的16位cpu-maxII16_cpu, altera the maxII series of 16 cpu
programing_voltage_current_resources
- 实现电压\\电流的分别输出,可通过按键选择输出通道.-voltage \\ output current, respectively, through the output channel selection buttons.
cf_fft_2048v
- 基于FPGA的2048点FFT的verilog实现的源代码。-FPGA-based 2048-point FFT verilog the source code.
zffsq
- 此文是一个完整的字符发生器的设计及设置,文中有完整的vhdl代码及原理图.-This article is a complete character generator design and installation, a complete text of the code and vhdl diagram.
szzsj
- 本文设计的数字钟具有以下特点: 1、具有时、分、秒计数显示功能，以二十四小时循环计时。 2、具有清零，调节小时，分钟的功能。 3、具有整点报时同时LED灯花样显示的功能。 -This paper describes the design of digital clock with the following characteristics : 1, with time, minutes and seconds count display function, to the 24-h
mnxhjc
- 本实验用DA转换＋比较器的方法对外界模拟信号进行检测，同时这种联合装置加上CPLD可以代替低频AD转换器的功能。-this experiment + DA conversion method of comparison to the outside world analog signal detection, while such joint CPLD devices can be replaced with low-frequency AD converter functions.
20074249422318919
- good very good-good good very good
20051122141440
- haha hahahahha hao aho -haha hahahahha hao haoahoaho