资源列表
VERILOGBLOCK
- 在blocking 模块中按如下写法,仿真与综合的结果会有什么样的变化?作出仿真 波形,分析综合结果。 -in blocking module by the following wording, simulation and synthesis of the results will be what kind of changes? Make simulation waveform analysis and comprehensive results.
VERILOGTIME
- 利用10M 的时钟,设计一个单周期的周期波形-use 10M clock, the design of a single-cycle waveform cycle
VERILOGCOMP
- 设计一个字节(8 位)比较器。 要求:比较两个字节的大小,如a[7:0]大于 b[7:0]输出高电平,否则输出低电平,改写测试 模型,使其能进行比较全面的测试 。 -design a byte (8) for comparison. Requirements : To compare the size of two bytes, as a greater than [7:0] b [7:0] output margin. Otherwise, low-level output, re
verilogzzhwfy
- 用Verilog实现QPSK中的差分,扰码,串并,解差分,解扰码,解串并,用MUXPLUS2进行仿真-QPSK with Verilog realize the difference, code, and serial, Xie difference, encryption codes, and solutions Series, The simulation used MUXPLUS2
i2c_slave_con
- 可以支持连续读写的i2cslave源码,很适合作为master的testbench来用-can support continuous reading i2cslave source, very suitable as a master to the use of testbench
DMADMA_fanli
- 详细介绍nios DMA范例,很有帮助的.
xst3_video
- 基于XILINX的XC3系列FPGA的VGA控制器的VHDL源程序。-based on the XC3 XILINX FPGA series VGA controller VHDL source.
E016_X-HDL3.2.52
- VHDL和Verilog代码互转工具,对EDA工程人员会有很大的帮助.-VHDL and Verilog code referrals tools, EDA staff to be very helpful.
counterjhiuynjf
- 很不错的交通灯 很不错哦 大家一起下载 -quite the traffic lights is pretty good, oh everyone Download
DDSsingal
- 三相直接数字频率合成器dds的VHDL源码,希望对大家有帮助-three-phase direct digital frequency synthesizers dds VHDL source code, we hope to help
txd5
- 异步发送电路是基于MAXPLUS2软件开发的一种实用电路,已经编译成功,可使用.-asynchronous circuit is based on the development of software MAXPLUS2 a practical circuit, has been successfully compiled, can be used.
part5_update
- 2个4位二进制数相加的加法器件,其结果显示在七段译码器中-two four binary adder Addition of a few devices, and the results showed that in paragraph 107 of the decoder which