- Sybase_Enterprise_Application_Integration_solution Sybase企业异构应用系统集成解决方案:Sybase Enterprise Application Integration solutions for heterogeneous
- ajax6 PHP infoBoard v.6 AJAX
- ajax 只能搜索 类似于百度搜索的效果
- CODE PROGRAM FOR YOUR USE
- pingmuluxiang 屏幕录像一款好的屏幕录像软件可以为广大中国电脑屏幕录像使用
- Subtitle-introduction 简要描述dvb subtile原理与实现
资源列表
NiosII_I2C_bus
- 采用altera公司EP3C系列芯片实现的基于Nios II的I2C总线设计，采用Verilog编码-Altera company EP3C using the Nios II series chip I2C bus-based design using Verilog coding
10_CMOS_OV7725_RGB640480
- 采用FPGA EP4CE开发的OV7725摄像头视频采集系统，采用Verilog实现-Using FPGA EP4CE developed OV7725 camera video capture system, using Verilog realize
superdigitalclock
- 这是基于FPGA开发板BASYS2的一个智能数字时钟，可以分3种模式：分钟，秒，百分之一秒。通过button切换模式并显示在数码管上-This is based on the FPGA development board BASYS2 a intelligent digital clock, can divide three patterns: the minutes and seconds, of a second.Through the button switch mode and in d
PS2_keyboard
- 这是基于FPGA开发板NEXYS3的一个verilog程序，是一个ps2的键盘使用模块，包括检测和译码模块-This is based on the FPGA development board NEXYS3 a verilog program, is a ps2 keyboard module, including detection and decoding module
LFSR
- 这是基于FPGA开发板NEXTS3的一个verilog程序，是一个线性反馈移位寄存器LFSR,可用来生成伪随机数-This is based on the FPGA development board NEXTS3 a verilog program, is a linear feedback shift register LFSR, can be used to generate pseudo random Numbers
stripe_mali
- 这是基于FPGA开发板NEXYS3实现的verilog程序，是基于VGA原理的屏保程序，有横竖条纹还有移动的超级玛丽-This is based on the FPGA development board NEXYS3 verilog program, is based on the principle of VGA screensaver, stripe and mobile super Mary
vending_machine
- 基于FPGA开发板NEXYS3的自动售货机，并利用VGA原理显示在LCD屏幕，采用键盘进行购买和支付-Based on the FPGA development board NEXYS3 vending machine, and use the principle of VGA display on the LCD screen, using the keyboard to purchase and payment
5.4.5_LMS
- 自动滤波FPGA实现，使用的是VHDL语言！-Automatic filter FPGA implementation using VHDL language!
max41a
- 用原理图方式实现4选1多路选择器，进行编译、综合、仿真测试等步骤-Schematic ways with 4-to-1 multiplexer, compile, synthesis, simulation testing and other steps
counter9
- 运用VHDL输入方式设计一个0-9之间的减1计数器，完成程序的编译、综合、仿真测试，并给出仿真波形-Design using VHDL input between minus a 0-9 counter, complete compilation, synthesis, simulation, test procedures, and gives the simulation waveforms
banjian
- 完成一个1位全减器的设计。以全减器为元件程序完成8位减法器设计。-Completed a one minus the whole design. Full reduction is to complete eight subtraction element program design.
liushuideng
- 基本的流水灯控制程序，简单的控制功能-Basic flow light control procedures, simple control functions