文件名称:1
-
所属分类:
- 标签属性:
- 上传时间:2013-11-26
-
文件大小:324.79kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
hnw的功能,是一个窗是一个门,如果我们都用它都是很好的。-fuction of hnw,as a window
(系统自动生成,下载前可以参看下载内容)
下载文件列表
1/db/logic_util_heursitic.dat
1/db/prev_cmp_verilog_1.qmsg
1/db/verilog_1.(0).cnf.cdb
1/db/verilog_1.(0).cnf.hdb
1/db/verilog_1.asm.qmsg
1/db/verilog_1.asm.rdb
1/db/verilog_1.asm_labs.ddb
1/db/verilog_1.cbx.xml
1/db/verilog_1.cmp.bpm
1/db/verilog_1.cmp.cdb
1/db/verilog_1.cmp.hdb
1/db/verilog_1.cmp.idb
1/db/verilog_1.cmp.kpt
1/db/verilog_1.cmp.logdb
1/db/verilog_1.cmp.rdb
1/db/verilog_1.cmp0.ddb
1/db/verilog_1.cmp1.ddb
1/db/verilog_1.cmp2.ddb
1/db/verilog_1.cmp_merge.kpt
1/db/verilog_1.db_info
1/db/verilog_1.eda.qmsg
1/db/verilog_1.fit.qmsg
1/db/verilog_1.hier_info
1/db/verilog_1.hif
1/db/verilog_1.ipinfo
1/db/verilog_1.lpc.html
1/db/verilog_1.lpc.rdb
1/db/verilog_1.lpc.txt
1/db/verilog_1.map.ammdb
1/db/verilog_1.map.bpm
1/db/verilog_1.map.cdb
1/db/verilog_1.map.hdb
1/db/verilog_1.map.kpt
1/db/verilog_1.map.logdb
1/db/verilog_1.map.qmsg
1/db/verilog_1.map.rdb
1/db/verilog_1.map_bb.cdb
1/db/verilog_1.map_bb.hdb
1/db/verilog_1.map_bb.logdb
1/db/verilog_1.pre_map.hdb
1/db/verilog_1.pti_db_list.ddb
1/db/verilog_1.root_partition.map.reg_db.cdb
1/db/verilog_1.routing.rdb
1/db/verilog_1.rtlv.hdb
1/db/verilog_1.rtlv_sg.cdb
1/db/verilog_1.rtlv_sg_swap.cdb
1/db/verilog_1.sgdiff.cdb
1/db/verilog_1.sgdiff.hdb
1/db/verilog_1.sld_design_entry.sci
1/db/verilog_1.sld_design_entry_dsc.sci
1/db/verilog_1.smart_action.txt
1/db/verilog_1.sta.qmsg
1/db/verilog_1.sta.rdb
1/db/verilog_1.sta_cmp.8_slow.tdb
1/db/verilog_1.syn_hier_info
1/db/verilog_1.tis_db_list.ddb
1/db/verilog_1.vpr.ammdb
1/incremental_db/compiled_partitions/verilog_1.db_info
1/incremental_db/compiled_partitions/verilog_1.root_partition.cmp.ammdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.cmp.cdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.cmp.dfp
1/incremental_db/compiled_partitions/verilog_1.root_partition.cmp.hdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.cmp.kpt
1/incremental_db/compiled_partitions/verilog_1.root_partition.cmp.logdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.cmp.rcfdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.map.cdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.map.dpi
1/incremental_db/compiled_partitions/verilog_1.root_partition.map.hbdb.cdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.map.hbdb.hb_info
1/incremental_db/compiled_partitions/verilog_1.root_partition.map.hbdb.hdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.map.hbdb.sig
1/incremental_db/compiled_partitions/verilog_1.root_partition.map.hdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.map.kpt
1/incremental_db/README
1/output_files/verilog_1.asm.rpt
1/output_files/verilog_1.done
1/output_files/verilog_1.eda.rpt
1/output_files/verilog_1.fit.rpt
1/output_files/verilog_1.fit.smsg
1/output_files/verilog_1.fit.summary
1/output_files/verilog_1.flow.rpt
1/output_files/verilog_1.jdi
1/output_files/verilog_1.map.rpt
1/output_files/verilog_1.map.summary
1/output_files/verilog_1.pin
1/output_files/verilog_1.pof
1/output_files/verilog_1.sof
1/output_files/verilog_1.sta.rpt
1/output_files/verilog_1.sta.summary
1/simulation/modelsim/modelsim.ini
1/simulation/modelsim/msim_transcript
1/simulation/modelsim/rtl_work/verilog_1/verilog.prw
1/simulation/modelsim/rtl_work/verilog_1/verilog.psm
1/simulation/modelsim/rtl_work/verilog_1/_primary.dat
1/simulation/modelsim/rtl_work/verilog_1/_primary.dbs
1/simulation/modelsim/rtl_work/verilog_1/_primary.vhd
1/simulation/modelsim/rtl_work/verilog_1_vlg_tst/verilog.prw
1/simulation/modelsim/rtl_work/verilog_1_vlg_tst/verilog.psm
1/simulation/modelsim/rtl_work/verilog_1_vlg_tst/_primary.dat
1/simulation/modelsim/rtl_work/verilog_1_vlg_tst/_primary.dbs
1/simulation/modelsim/rtl_work/verilog_1_vlg_tst/_primary.vhd
1/simulation/modelsim/rtl_work/_info
1/simulation/modelsim/rtl_work/_vmake
1/simulation/modelsim/verilog_1.sft
1/simulation/modelsim/verilog_1.vo
1/simulation/modelsim/verilog_1.vt
1/simulation/modelsim/verilog_1.vt.bak
1/simulation/modelsim/verilog_1_fast.vo
1/simulation/modelsim/verilog_1_modelsim.xrf
1/simulation/modelsim/verilog_1_run_msim_rtl_verilog.do
1/simulation/modelsim/verilog_1_run_msim_rtl_verilog.do.bak
1/simulation/modelsim/verilog_1_v.sdo
1/simulation/modelsim/verilog_1_v_fast.sdo
1/simulation/modelsim/vsim.wlf
1/verilog_1.qpf
1/verilog_1.qsf
1/verilog_1.qws
1/verilog_1.v
1/verilog_1.v.bak
1/verilog_1_nativelink_simulation.rpt
1/simulation/modelsim/rtl_work/verilog_1
1/simulation/modelsim/rtl_work/verilog_1_vlg_tst
1/simulation/modelsim/rtl_work/_temp
1/simulation/modelsim/rtl_work
1/incremental_db/compiled_partitions
1/simulation/modelsim
1/db
1/incremental_db
1/output_files
1/simulation
1
1/db/prev_cmp_verilog_1.qmsg
1/db/verilog_1.(0).cnf.cdb
1/db/verilog_1.(0).cnf.hdb
1/db/verilog_1.asm.qmsg
1/db/verilog_1.asm.rdb
1/db/verilog_1.asm_labs.ddb
1/db/verilog_1.cbx.xml
1/db/verilog_1.cmp.bpm
1/db/verilog_1.cmp.cdb
1/db/verilog_1.cmp.hdb
1/db/verilog_1.cmp.idb
1/db/verilog_1.cmp.kpt
1/db/verilog_1.cmp.logdb
1/db/verilog_1.cmp.rdb
1/db/verilog_1.cmp0.ddb
1/db/verilog_1.cmp1.ddb
1/db/verilog_1.cmp2.ddb
1/db/verilog_1.cmp_merge.kpt
1/db/verilog_1.db_info
1/db/verilog_1.eda.qmsg
1/db/verilog_1.fit.qmsg
1/db/verilog_1.hier_info
1/db/verilog_1.hif
1/db/verilog_1.ipinfo
1/db/verilog_1.lpc.html
1/db/verilog_1.lpc.rdb
1/db/verilog_1.lpc.txt
1/db/verilog_1.map.ammdb
1/db/verilog_1.map.bpm
1/db/verilog_1.map.cdb
1/db/verilog_1.map.hdb
1/db/verilog_1.map.kpt
1/db/verilog_1.map.logdb
1/db/verilog_1.map.qmsg
1/db/verilog_1.map.rdb
1/db/verilog_1.map_bb.cdb
1/db/verilog_1.map_bb.hdb
1/db/verilog_1.map_bb.logdb
1/db/verilog_1.pre_map.hdb
1/db/verilog_1.pti_db_list.ddb
1/db/verilog_1.root_partition.map.reg_db.cdb
1/db/verilog_1.routing.rdb
1/db/verilog_1.rtlv.hdb
1/db/verilog_1.rtlv_sg.cdb
1/db/verilog_1.rtlv_sg_swap.cdb
1/db/verilog_1.sgdiff.cdb
1/db/verilog_1.sgdiff.hdb
1/db/verilog_1.sld_design_entry.sci
1/db/verilog_1.sld_design_entry_dsc.sci
1/db/verilog_1.smart_action.txt
1/db/verilog_1.sta.qmsg
1/db/verilog_1.sta.rdb
1/db/verilog_1.sta_cmp.8_slow.tdb
1/db/verilog_1.syn_hier_info
1/db/verilog_1.tis_db_list.ddb
1/db/verilog_1.vpr.ammdb
1/incremental_db/compiled_partitions/verilog_1.db_info
1/incremental_db/compiled_partitions/verilog_1.root_partition.cmp.ammdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.cmp.cdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.cmp.dfp
1/incremental_db/compiled_partitions/verilog_1.root_partition.cmp.hdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.cmp.kpt
1/incremental_db/compiled_partitions/verilog_1.root_partition.cmp.logdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.cmp.rcfdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.map.cdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.map.dpi
1/incremental_db/compiled_partitions/verilog_1.root_partition.map.hbdb.cdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.map.hbdb.hb_info
1/incremental_db/compiled_partitions/verilog_1.root_partition.map.hbdb.hdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.map.hbdb.sig
1/incremental_db/compiled_partitions/verilog_1.root_partition.map.hdb
1/incremental_db/compiled_partitions/verilog_1.root_partition.map.kpt
1/incremental_db/README
1/output_files/verilog_1.asm.rpt
1/output_files/verilog_1.done
1/output_files/verilog_1.eda.rpt
1/output_files/verilog_1.fit.rpt
1/output_files/verilog_1.fit.smsg
1/output_files/verilog_1.fit.summary
1/output_files/verilog_1.flow.rpt
1/output_files/verilog_1.jdi
1/output_files/verilog_1.map.rpt
1/output_files/verilog_1.map.summary
1/output_files/verilog_1.pin
1/output_files/verilog_1.pof
1/output_files/verilog_1.sof
1/output_files/verilog_1.sta.rpt
1/output_files/verilog_1.sta.summary
1/simulation/modelsim/modelsim.ini
1/simulation/modelsim/msim_transcript
1/simulation/modelsim/rtl_work/verilog_1/verilog.prw
1/simulation/modelsim/rtl_work/verilog_1/verilog.psm
1/simulation/modelsim/rtl_work/verilog_1/_primary.dat
1/simulation/modelsim/rtl_work/verilog_1/_primary.dbs
1/simulation/modelsim/rtl_work/verilog_1/_primary.vhd
1/simulation/modelsim/rtl_work/verilog_1_vlg_tst/verilog.prw
1/simulation/modelsim/rtl_work/verilog_1_vlg_tst/verilog.psm
1/simulation/modelsim/rtl_work/verilog_1_vlg_tst/_primary.dat
1/simulation/modelsim/rtl_work/verilog_1_vlg_tst/_primary.dbs
1/simulation/modelsim/rtl_work/verilog_1_vlg_tst/_primary.vhd
1/simulation/modelsim/rtl_work/_info
1/simulation/modelsim/rtl_work/_vmake
1/simulation/modelsim/verilog_1.sft
1/simulation/modelsim/verilog_1.vo
1/simulation/modelsim/verilog_1.vt
1/simulation/modelsim/verilog_1.vt.bak
1/simulation/modelsim/verilog_1_fast.vo
1/simulation/modelsim/verilog_1_modelsim.xrf
1/simulation/modelsim/verilog_1_run_msim_rtl_verilog.do
1/simulation/modelsim/verilog_1_run_msim_rtl_verilog.do.bak
1/simulation/modelsim/verilog_1_v.sdo
1/simulation/modelsim/verilog_1_v_fast.sdo
1/simulation/modelsim/vsim.wlf
1/verilog_1.qpf
1/verilog_1.qsf
1/verilog_1.qws
1/verilog_1.v
1/verilog_1.v.bak
1/verilog_1_nativelink_simulation.rpt
1/simulation/modelsim/rtl_work/verilog_1
1/simulation/modelsim/rtl_work/verilog_1_vlg_tst
1/simulation/modelsim/rtl_work/_temp
1/simulation/modelsim/rtl_work
1/incremental_db/compiled_partitions
1/simulation/modelsim
1/db
1/incremental_db
1/output_files
1/simulation
1
1999-2046 搜珍网 All Rights Reserved.
本站作为网络服务提供者,仅为网络服务对象提供信息存储空间,仅对用户上载内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。
