搜索资源列表
4.3_int_test
- Embest Arm EduKit II Evaluation Board External Interrupt Test Example Please Select the trigger: 1 - Falling trigger 2 - Rising trigger 3 - Both Edge trigger 4 - Low level trigger 5 - High level trigger any key to exit...
MP3
- 基于PAL16BIT的基本程序,MP3的控制程序及音量调节程序.主要涉及GLITCH FREE DESIGN. 适合初学者.
PWM256
- Verilog 所寫的可程式 PWM 信號產生器. 特點是設定參數時不會產生Glitch現象. 包含二個 .do 檔給 model*sim 幫助編譯及模擬.-A PWM generator writing in Verilog. This module will generate glitch while changing the setting. Including 2 .do files which can help compiling and simulating in the model
glitch_gen
- Verilog產生glitch generator的範例-Verilog examples generated glitch generator
Skinnable_Windows_NotePad_Clone
- Skinnable Windows NotePad Clone (Professional NotePad!) - (Update January 26th, 2007)-Professional NotePad!- Is a Cool 2007 Windows Notepad Clone with the ability to change Themes... Professional Notepad Uses WindowBlinds Technology for the Skinning.
fanzyang
- 计算机图形学中，实现图形的反走样，减少图像的毛刺-Computer graphics, the anti-aliasing of graphics to reduce image glitch
Programmable-logic-array-t-reduce-low-power
- 可编程逻辑阵列减少毛刺的低功耗布线算法Programmable logic array to reduce low-power routing algorithm glitch-Programmable logic array to reduce low-power routing algorithm glitch
Glitch-sensitive-dedicated-board
- ATMEL16上开发，当产品电压在800us内电压高与13.2与低于11.3V时，就会输出一个两分钟的高电平信号，两分钟之内同时一个LED灯亮，另外一个LED灯也一直亮，直到按键被按下时，该LED才关闭。等到下一个失灵电压到来时，该功能再一次被触发。-ATMEL16 on the development, when the product of voltage high voltage 800us and 13.2 and lower than 11.3V, it will output a h
verilog-button-debounce
- verilog 3种方法实现毛刺干扰的消除，借助按键防抖的思想-verilog 3 ways to achieve the glitch elimination, anti-shake with the key ideas
tFilterthrough
- 本程序源码使用Visual C++6开发，主要用于将一些美工提供的位图资源由于某些原因在图像周圈存在同指定的透明颜色(软件源码开发中一般为粉红色RGB(255，0，255))略有不同的毛刺杂色，在软件件源码界面中显示出来这些位图时时这些杂色会显示出来出来，用常规软件源码中的画刷来处理这些杂色既费时又可能损坏原图。这个小程序源码使用逐个像素处理法可方便快速的解决这个问题。提供全部Visual C源码。 -The program source code the the Visual C++6 d
AntGlitch
- 运用VHDL语言，实现脉冲采集的滤波子程序，利用打两拍进行毛刺滤波，可以将该子模块加载到主程序中。-The use of the VHDL language, to achieve the the pulse collected filtering subroutine utilize playing two beats glitch filtering, the sub module is loaded into the main program.
Synchronous_Design-of-huawei
- 华为公司在进行FPGA/CPLD设计时针对毛刺干扰及时序匹配所采取的同步化策略-Huawei making FPGA/CPLD design and timing match against glitch synchronization strategies adopted
NAND_flash_verilog_vhdl
- 很好的NAND Flash 硬件驱动语言，支持VHDL和verilog 语言方便移植，如果有想用FPGA直接驱动NAND flash而又不知如何下手的朋友肯定喜欢。- NAND Flash Controller Reference Design =============================================================================== File List 1.
4
- 通过单片机控制交通灯，可以很好地实现功能，同时能够减小数字信号的毛刺，挺不错；- By MCU control traffic lights, can realize the function while being able to reduce the digital signal glitch, very good
ieep1.3
- 10-b 50-MHz digital-to-analog (D/A) converter is presented which is based on a dual-ladder resistor string. This approach allows the linearity requirements to be met without the need for selection or trimming. The D/A decoding scheme reduces th
mmcc-msm8960
- Wait at least 6 cycles of slowest clock for the glitch-free MUX to fully switch sources.
kbfp
- 实现任意整数倍的信号分频，可调，不存在毛刺，波形完整，可运于信号的分析与检测-Arbitrary integer multiple of the signal frequency, adjustable, there is no glitch, waveform integrity, and can transport the analysis and the detection signal
Lvbo
- 实现信号滤波，可根据外部信号毛刺干扰的特点改变滤波时钟来改变滤波宽度-Achieve signal filtering, the filter can be changed according to the characteristics of the external clock signal glitch to change the filter width
force
- 利用小波分析对信号进行强制降噪处理，去除信号毛刺-Wavelet analysis of signal noise reduction processing is forced to remove the signal glitch
key_test
- 采样按键输入，按20ms周期实现按键毛刺消除功能-Sampling key value, to achieve key-glitch elimination function