搜索资源列表
IPcore_fifo_testbench
- 我自己写的一个verilog的fifo测试程序,配合xilinx的fifo ip核-I own the fifo write a verilog test procedures, with the fifo ip nuclear xilinx
UART_FIFO
- Verilog 语言描述,基于FIFO设计的UART。Quartus 10中编译通过-Verilog language descr iption, based on the design of the UART FIFO
SPI
- 含有fifo缓冲器的SPI接口源代码,用verilog语言实现-SPI Interface fifo buffer containing the source code, using verilog language
uartfifo
- 用 Verilog语言编写的串口发送接收程序,带FIFO 已调试通过-Verilog language with sending and receiving serial program with debugging through the FIFO
fifo_4X16
- 完整的FIFO Verilog程序,经过仿真验证,直接可用-FIFO Verilog
uart
- 关于串口发送的verilog代码,实验中经常用到,已经用FIFO-it is about the uart transmit verilog code,very useful in experiment.
uartfifo
- 利用verilog开发的串口FIFO程序,比较基本,包含完整的工程-The verilog developed serial FIFO procedures, more basic, including the complete project
FIFOUART
- fpga实现的基于FIFO的异步串行通信代码,描述语言为Verilog-fpga-based FIFO asynchronous serial communication code descr iption language Verilog
024-DAC902
- verilog控制dac902的程序,先从fifo读取数据-the verilog control the dac902 procedures start fifo read data
sram_fifo_uart
- 用verilog HDL编写的SRAM+FIFO+UART模块,欢迎各位指点 -Welcome to the guidance written in verilog HDL SRAM+FIFO+UART module
fifo_module
- verilog 语言写的FIFO历程,可以很好参考。 -The write FIFO verilog language course, a good reference.
UART_Transmitter_Arch
- 自己编写的带有FIFO的UART串口发送模块,代码通过状态机实现,开发语言是Verilog-I have written to the FIFO UART serial transmit module code through the state machine implementation, development languages Verilog
FIFO_V1
- 同步FIFO和异步FIFO程序,希望对大家有用!verilog程序。-Synchronous FIFO and asynchronous FIFO procedures, and hope to be useful! The verilog procedure.
CummingsSNUG2002SJ_FIFO1_rev1_1
- FIFO设计,采用verilog语言编写,相当不错,验证可行-Altera FPGA CPLD design (Basics) CD-ROM1
61EDA_C2212
- 红色飓风II开发板USB2FPGA USB驱动程序,由verilog编写,包括源码和FIFO测试程序-Red Hurricane II development board USB2FPGA USB driver from verilog preparation, including source code and test procedures FIFO
UART_FIFO
- Verilog编写的串口配合FIFO的代码,对大家学习串口和FIFO有一定帮助-Verilog prepared with FIFO serial code, we learn the serial port and FIFO have some help
syn_fifo
- 同步FIFO源代码,使用Verilog编写,用户可以轻松转换成VHDL。-Synchronized FIFO source code
exercise3
- 用verilog实现dsp与Fpga接口的同步设计,其功能包括读写操作及四个功能模块,采用两个fifo实现不同时钟域的地址与数据的转换,在quartus ii11.0环境下运行,运行此程序之前需运行将调用fifo。-Dsp using verilog achieve synchronization with Fpga interface design, its features include read and write operations and four functional modul
VGA800
- 本代码用verilog语言,配合quartus里自带的fifo来简单实现vga显示屏的操作,重点在于弄清楚时序。代码中被注释的部分也可以用于彩色条纹的测试。-The code to use verilog language, with quartus in fifo comes to simply achieve vga screen operation, with emphasis on clear timing. The code portion of the notes can be te
uartfifo
- 一个基于verilog的fifo的例子,由数据产生模块产生数据传到fifo中,然后同过发送模块将数据发到上位机上。-One based on the fifo verilog example, by the data generation module generates data to the fifo, and then sent over the same module sends data to the host computer.