资源列表
USB_IP-CORE-design
- USB2.0的IP核，需要添加额外的PHY模块，使用Verilog语言编写-USB2.0 IP core, you need to add additional PHY module, using the Verilog language
DE2_115_Audio
- DE2-115开发板音频控制器测试源码，对fpga开发者提供参考-DE2-115 development board audio controller test source, provide a reference for fpga developer
EDA-programming-electric-clock
- EDA编程数码管显示建议电子钟，可实现调秒，分时，等功能-EDA programming digital electronic clock display suggest, can achieve transfer seconds, time, etc.
Manchester_QuartusII
- 完整的曼彻斯特编解码(采用锁相环技术）_QuartusII工程-A complete QuartusII project for Manchester coding and decoding with phase-locked loop technology
Jpeg_decoder
- It is jpeg_decoder program. Source code are C and Verilog HDL.File .c reads data from jpeg and convert it to binary bit stream.Decoder is by verilog file
mean
- 3x3 Average filter in VHDL
Locking_device
- EDA课程设计，基于DE2板的八位十进制锁码器，vhdl源程序！-EDA curriculum design, based on the DE2 board to eight decimal lock code reader, vhdl source code!
clock_timer
- 数字电子钟实现了真实的时间计数，通过这个工程的训练，能更好的了解Quartus II数字电路开发的过程。--Digital electronic clock to achieve a real time count, the training through this project, to better understand the Quartus II development process of digital circuits.-
robot_control_library_latest.tar
- 机器人相关资料，采用vhdl语言编程设计，来源opencore,许多例子-Robot-related information, using vhdl programming language design, source opencore, many examples
SDRAMPNIOS-II
- 带SDRAM的nios II系统，开发环境为Quartus II 9.0 + Nios II 9.0-With the nios II SDRAM system, development environment for the Quartus II 9.0+ Nios II 9.0
memc_with_fifo
- Verilog编写的Memory Controller代码，用于AMBA总线下-Verilog code written in Memory Controller
UART_DMA
- 基于DE1的nios的串口sdram通信例程-Based on DE1' s nios serial communication routines sdram