资源列表
Digital-stopwatch
- 1、了解数字秒表的工作原理。 2、进一步熟悉用VHDL语言编写驱动七段码管显示的代码。 3、掌握VHDL编写中的一些小技巧。 -1, to understand the working principle of digital stopwatch. 2, more familiar with the use of VHDL language driver seven segment display code. 3, master VHDL prepared some of the t
Taxi-meter
- 1、了解出租车计费器的工作原理。 2、学会用VHDL语言编写正确的七段码管显示程序。 3、数量掌握用VHDL编写复杂功能模块。 4、进一步数量状态积在系统设计中的应用。 -1, to understand taxi meter works. 2, learn the proper use of VHDL language program seven-segment LED display. 3, the number of master with VHDL complex fu
Digital-lock-design
- 1、了解数码锁的工作原理。 2、了解数码锁的实现方法。 3、进一步掌握4×4键盘的扫描的实现过程 -1, to understand the working principle of the digital lock. 2, to understand the implementation of digital locks. 3, to further understand the 44 keypad scanning the implementation process
fft
- 基于IP核的FFT，可以实现FFT，同时可以实现IFFT-IP core based FFT, can achieve FFT, IFFT can be achieved simultaneously
ADC
- 使用TI公司的TLC549芯片实现模数转换，使用verilog语言进行编程，功能完整-Using TI' s TLC549 chip analog to digital conversion, using verilog programming language, full-featured
ps2
- 使用PS2的键盘，向键盘输入字符，通过串口通讯，把字符显示到电脑上（过程需要使用到串口调试助手）-Using the PS2 keyboard to keyboard input characters via the serial port, the characters are displayed on the computer (process requires using the serial debugging assistant)
TLC1556
- 使用10位串行DA芯片TLC5615将数字信号转换为模拟信号，开发板DA芯片VDD=5V,VREF=3.3V 计算公式：Vout=VREF*(N/1024) N为10位二进制码-Use DA chip TLC5615 10 serial digital signal into an analog signal, the board DA chip VDD = 5V, VREF = 3.3V formula: Vout = VREF* (N/1024) N is 10-bit binary
DDS
- 用verilog语言实现，DDS信号发生与嵌入式逻辑分析仪的调用，程序功能完整 -Using verilog language, DDS signal generator with embedded logic analyzer called, the program features a complete
iic_com
- 用verilog语言实现IIC读写与并通过UART协议在串口PC显示，实现数据收发-IIC using verilog language and literacy with the PC via the serial port UART protocol display, data transceiver
miaobiao
- 秒表 8个7段译码器 分钟数——秒数—百分之一秒-Stopwatch 8 7 segment decoder minutes- seconds- hundredths of a second
DDRSDRAM_
- 基于FPGA 的DDR SDRAM 的重要资料 内附代码-FPGA-based DDR SDRAM code containing important information
61IC_S2682
- verilog编写 以E2V的CCD 芯片的核心图像采集系统-verilog prepared by E2V CCD chip' s core image acquisition system