资源列表
UART_Verilog
- Altera FPGA的UART通讯程序-Altera FPGA' s UART communication program
ep1c6_32_vga
- vga控制在EPC16上面的实现代码，包括qartus下的全部源码-vga control EPC16 the realization of the above code, including all the source code under the qartus
soda_machine
- 自动售货机的功能，内容源代码，在MAXPLUS的执行文件都有-Vending machine' s functionality, content source code, the implementation of the file are in the MAXPLUS
VndingMachine
- 1．机器有一个投币孔，每次只能投入一枚硬币，但可以连续投入多枚硬币。机器能识别的硬币金额为1元，5角和1角。顾客可选择的饮料价格有1元，1元5角，2元三种。每次只能售出1瓶饮料。 2．购买饮料时先选择饮料价格再投币，当投入的硬币总金额达到或超过饮料价格后，机器发出指示信号并拒收继续投入的硬币。顾客投币后，按动确定键，机器将发出饮料和找零硬币，若所投金额不足，则发出欠资信号指示。在欠资情况下，顾客可以继续投币购买，也可按取消键，机器将退出所投入的全部金额。 3．顾客投入硬币之后，如果未按确定键而
div1ms
- 采用VHDL书写的FPGA的分频程序，简单易懂。特别适合初学者。-FPGA using VHDL writing the sub-frequency program, easy to understand. Particularly suitable for beginners.
timer
- 这是一个基于FPGA设计的24时多功能数字钟，具有正常星期、时、分、秒计时，动态显示，保持、清零、快速校分、整点报时、闹钟功能。-This is an FPGA-based design of multi-function digital clock 24 hours, with a normal week, hours, minutes, seconds, timing, dynamic display, maintaining, resetting, fast school hours, t
DDS
- 这是一个任意频率的正弦信号发生器，具有可改变输出信号频率，输出信号相位，任意转换输出信号类型（正弦、余弦、锯齿波、方波），屏幕可分别显示用户设定的信号频率与输出信号检测频率。-This is an arbitrary frequency sinusoidal signal generator, with can change the output signal frequency, the output signal phase, arbitrary conversion output sign
i2c
- 按动开发板键盘某个键CPLD将拨码开关的数据写入EEPROM的某个地址，按动另外一个键，将刚写入的数据 -- 读回CPLD，并在数码管上显-Pressing a button keyboard CPLD development board DIP switches, the data will be written to EEPROM in an address, pressing another key, the newly written data- read back CPLD, an
5_3
- 53整数小波滤波，编译已经成功，仿真也已经通过，是网上着的资料-53 integer wavelet filter, has been successfully compiled, the simulation has also been adopted, is online with information
clock
- 作为一个简单示例，本程序实现一个能显示小时，分钟，秒的数字时钟。-As a simple example, this procedure can be shown to achieve an hour, minutes, seconds, the digital clock.
traffic
- 本程序模拟路口的红黄绿交通灯的变化过程，用LED灯表示交通灯，并在数码管上显示当前状态剩余时间。 -- 红灯持续时间为30秒，黄灯3秒，绿灯30秒-This procedure simulated the red yellow and green traffic lights at the junction of the change process, said the traffic lights with LED lights, and digital tube displays the
C20_SD
- 主要实现在通过FPGA NIOS中，对SD进行初使化，读，写文件内容，但其是以块的形式写进SD里的，而不是以.TXT形式写入的。-Mainly achieved through the FPGA NIOS, the pairs of SD to perform initialization, reading and writing file content, but it is in the form of blocks written into the SD inside, rather th