搜索资源列表
crc7_4
- 使用Verilog HDL语言按标准编写的CRC(7,4)循环码,对学习编码有很好的指导作用!-Verilog HDL CRC(7,4) coding
i2s_rel1_2
- I2S verilog HDL code including test environment
lift-verilogHDL
- 利用verilog语言实现一个简单的电梯控制,可借助最小系统开发板进行试验-control lift by using verilong HDL
cpu
- 5 stage pipeline CPU, verilog HDL code-5 stage pipeline CPU
verilogclk
- Verilog HDL语言编写的多功能数字钟.-Verilog HDL language multi-function digital clock.
cordic_atan
- CORDIC arctangent(atan) Simulink model. You can generate HDL from this model
VRILOGHDLtrafficlight
- 一个比较好的交通灯控制器系统,采用VARILOG HDL语言编程。-A better traffic light controller system that uses VARILOG HDL language programming.
all
- 基于FPGA的频率测试器的verilog HDL代码,测试范围1-10MHz,用XILINX公司的ISE软件打开。-Based on FPGA-frequency test the Verilog HDL code, test range 1-10MHz, with XILINX ISE software to open.
VerilogHDL
- 用Verilog HDL语言编写的跑马灯小程序,可直接在FPGA上运行-With the Verilog HDL language of the Marquee applet can be run directly on the FPGA
dds2_ok
- 利用LPM_ROM和HDL设计的一个DDS信号发生器,分辨率优于1HZ,ROM表长度8位,8位频率控制字。-HDL design using LPM_ROM and a DDS signal generator, the resolution is better than 1HZ, ROM table length 8 bits, 8-bit frequency control word.
ca_gen
- 此Verilog程序产生用于GPS卫星导航信号的C/A码,输入信号有时钟、时钟使能、复位、给定的卫星编号,输出产生的C/A码。此程序在代码上进行优化,占用了更少的资源。-This procedure generated Verilog for the GPS satellite navigation signals C/A code, the input signal with the clock, clock enable, reset, given the satellite number,
LCD1602
- 用VERILOG HDL编写的LCD1602例程,很好用,欢迎指点-LCD1602 routines, written in VERILOG HDL useful, welcome advice
c21_pn_code_generator
- 精通verilog HDL语言编程源码之7——伪随机序列应用设计-Proficient in programming language source verilog HDL of 7- the application of pseudo-random sequence design
DAC8812
- DA转换,Verilog HDL 编的,可实现DA转化。DA芯片用的是DAC8812,实现16位数模转化。-DA conversion, Verilog HDL code, the DA conversion can be achieved. DA-chip using a DAC8812, 16-bit analog-to achieve transformation.
watch
- 基于verilog-HDL的电子秒表电路,采用quartusII72编译仿真,经下载测试通过。-Verilog-HDL-based electronic stopwatch circuit simulation using quartusII72 compiled by downloading the test.
source11-12
- verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,11-12章-Verilog HDL 135 cases Guide : Verilog HDL language similar to the C language, to facilitate learning. This document with the source code 11-10-12 Cap
dds_vhdl
- dds的vhdl实现,主要包括正弦波、三角波和锯齿波的产生-dds achieve the VHDL, including sine, triangle wave, and the selection ramp
RISC
- hrisc cpu,为何只有vhdl选择呢?大家都用verilog的啊-hrisc cpu why only VHDL choice? We all use the Verilog ah
VERILOGHDL
- this a book about the verilog-hdl design and circuit simulation and synthesize example
VerilogHDL
- 王金明:《Verilog HDL 程序设计教程》程序-Wang Jinming: